
# Chapter 7 Advanced Function Instructions

•	Flow control instructions1	(FUN22)7-1
•	Arithmetical operation instructions	(FUN23~32)7-2 ~ 7-9
•	Logical operation instructions	(FUN35~36)7-10 ~ 7-13
•	Comparison instruction	(FUN37)7-14
•	Data movement instructions1	(FUN40~50)7-15 ~ 7-25
•	Shifting / Rotating instructions	(FUN51~54)7-26 ~ 7-29
•	Code conversion instructions	(FUN55~64) 7-30 ~ 7-46
•	Flow control instructions2	(FUN65~71) 7-47 ~ 7-54
•	I/O instructions	(FUN74~86) 7-55 ~ 7-72
•	Cumulative timer instructions	(FUN87~89) 7-73 ~ 7-74
•	Watchdog timer instructions	(FUN90~91) 7-75 ~ 7-76
•	High speed counting / timing	(FUN92~93) 7-77 ~ 7-78
•	Report printing instructions	(FUN94)7-79 ~ 7-80
•	Slow up / Slow down instructions	(FUN95)7-81 ~ 7-82
•	Table instructions	(FUN100~114)7-84 ~ 7-101
•	Matrix instructions	(FUN120~130) 7-103 ~ 7-113
•	NC positioning instructions	(FUN140~143)7-114 ~ 7-119
•	Enable / Disable instructions	(FUN145~146) 7-120 ~ 7-121
•	Communication instructions	(FUN150~151) 7-122 ~ 7-123
•	Data movement instructions2	(FUN160)7-124 ~ 7-125

• Floating Point Number operation instructions(FUN200~213)......7-126 ~ 7-140





FUN 23 P DIV48			4	8-BIT	DIVIS	SION				FUN 23 P DIV48
Operation contro Unsign/Sigr	I — EN∱– 23P.D Sa ∶ Sb ∶	<u>r symbol</u> IV48			otient = sor = 0		Sb: D Sa,	Starting Starting result	g register of divider g register of divisor g register for storin (quotient) n combine V, Z, P0	g the division
		Range	HR	OR	SR	ROR	DR	XR		
		Ope- rand	R0   R3839		R3968   R4167		D0   D4095	V \ Z P0~P9		
		Sa	0	$\bigcirc$	0	0	0	$\bigcirc$		
		Sb	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$		
		D	$\bigcirc$	$\bigcirc$	<b>O*</b>	<b>O*</b>	$\bigcirc$	$\bigcirc$		


- When operation control "EN"=1 or "EN ↑" ( instruction) changes from 0→1, will perform the 48 bits division operation. Dividend and divisor are each formed by three consecutive registers starting by Sa and Sb respectively. If the result is zero, 'D=0' output will be set to 1. If divisor is zero then the 'ERR' will be set to 1 and the resultant register will keep unchanged.
- All operands involved in this function are all 48 bits, so Sa, Sb and D are all comprised by 3 consecutive registers.

#### Example: 48-bit division

In this example dividend formed by register R2, R1, R0 will be divided by divisor formed by register R5, R4, R3. The quotient will store in R8, R7, and R6.









FUN 26 D P SQRT					S	QUAI	RE RC	оот						FUN 20 SQI	
Operation control	—en∱-	<u> </u>			-ERR-	— S ran	ge erro	D:  <sup>vr</sup> ( S, [	Registe square D may	er for s e root v comb	toring value)	result th V,	n squar Z, P0~	e root P9 to s	erve
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	1
Trange	WX0	WY0	WM0	WS0	то	C0	R0	R3840	R3904	R3968		D0		V . 7	
Ope-			1										16/32-b	P0~P9	
rand S	0	0	WM1896	0	T255	C255	R3839	R3903	R3967	0	R8071	04095	0	0	-
D		0	0	0	0	0	0		0	<u></u>	<u></u>	0		0	-
flag "ERR X0 ∳	" will be —EN↑-	-26DP S :	.SQRT 483647	-ERI			The	instruc					square result i	e root of n R0.	<sup>:</sup> the
			S		К		2	147483	3647		]				
								Ū X0=	- <b>1</b>						
			D	R	1 R0			4634	0		1				
							R1			R0					
					√214	74836		46340. unding	 ↑						

FUN 27 D P NEG	NEGATION (Take the negative value)	FUN 27 D P NEG
Operation cont	Ladder symbol       D : Register to be negated         D = Register to be negated       D may combine with V, Z, P0~P9 to serve ind application	irect address
	Range         WY         WM         WS         TMR         CTR         HR         OR         SR         ROR         DR         XR           WY0         WM0         WS0         T0         C0         R0         R3904         R3968         R5000         D0         V \ Z           Ope- rand         I	
the value	eration control "EN" = 1 or "EN $\uparrow$ " ( p instruction) from 0 to 1, negate (ie. calculate 2's c of the content of the register specified by D, and store it back in the original D register. e of the content of D is negative, then the negation operation will make it positive.	omplement)
×	0 27P → EN↑ NEG R 0 • The instruction at left negates the value register, and stores it back to R0.	e of the R0
	D R0 12345 ☞ 3039H ↓X0=ſ	
	D R0 -12345 <sup>CFC7H</sup>	




FUN 29 D P EXT	SIGN EXTENSION	FUN 29 D P EXT
Operation cor	Ladder symbol       D : Register to be taken sign extension         29P.       D may combine with V, Z, P0~P9 to serve indiapplication	rect address
	Range         WY         WM         WS         TMR         CTR         HR         OR         SR         ROR         DR         XR           WY0         WM0         WS0         T0         C0         R0         R3904         R3968         R5000         D0         V \$\cdot Z\$           Ope- rand         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	
bit numer successiv	eration control "EN" = 1 or "EN $\uparrow$ " ( p instruction) from 0 to 1, this instruction will sign e ical value specified by D to 32-bit value and store it into the 32-bit register comprised e words, D + 1 and D. (Both values are the same, only it was originally formated value, and was then extended to be formated as a 32 bit numerical value.)	l by the two
register( (+,-,*,/,CN	uction extent the numerical value of a 16-bit register into an equivalent numerical valu for example 33FFH converts to 000033FFH), Its main function is for numerical IP) which can take the 16 bit or 32 bit numerical values as operand. Before oper should be adjusted to the same length for proper operation.	operations
×0 ↓   -	<ul> <li>The instruction at left takes a 16 bit numer and extends it to an equivalent value in stores it into a 32 bit register (DR0=R1R0) and R1</li> </ul>	32 bits, then
D R1 R0		- 12345
D R1 R0	B31       R1       B16       B15       R0       B0         0       1 <t< td=""><td>- 12345</td></t<>	- 12345
	ension(16 bits) R0= CFC7H=-12345 sion(32 bits)R1R0=FFFFCFC7H=-12345	y the same



For detail description of this function, please refer chapter 20.

FUN31 P CRC16				C		ALCULATION RC16)	FUN31 P CRC16
Executrion contro	Range HR R0	Adder : 1P.CR D :	DR D0		=0 RR	<ul> <li>MD : 0, Lower byte of registers to be calcul CRC16</li> <li>: 1, Reserved</li> <li>S : Starting address of CRC16 calculation</li> <li>N : Length of CRC16 calculation (In Byte)</li> <li>D : The destination register to store the calculation (Register D stores the Upper Byte of CRC16, Register D + 1 stores the Lower Byte of CRC S, N, D may associate with V \ Z \ P0~P9 integer serve the indirect addressing application</li> </ul>	culation of C16 CRC16

- When execution control "EN"=1 or "EN ↑" ( I instruction) changes from 0→1, it will start the CRC16 calculation from the lower byte of S and by the length of N, the result of calculation will be stored into register D and D+1.
- The output indication "D=0" will be ON if the value of calculation is 0.
- It will not execute the calculation and the output indication "ERR" will be ON if the length is invalid.
- When communicating with the intelligent peripheral in binary data fromat, the CRC16 error detection is used very often; the well known Modbus RTU communication protocol uses this method for error detection of message frame.
- CRC16 is the check value of a Cyclical Redundancy Check calculation performed on the message contents.
- Perform the CRC16 calculation on the received message data and error check value, the result of the calculation value must be 0, it means no error within this message frame.



Description : When M0 changes from  $0 \rightarrow 1$ , it will execute the CRC16 calculation starting from lower byte of R0, the length is assigned by D0, and then stores the CRC value into register R0+V and R0+V+1.

It is supposed D0=10, the registers R10 and R11 will store the CRC16 value.


	:	S
_	High Byte	Low Byte
R0	Don't care	Byte-0
R1	Don't care	Byte-1
R2	Don't care	Byte-2
R3	Don't care	Byte-3
R4	Don't care	Byte-4
R5	Don't care	Byte-5
R6	Don't care	Byte-6
R7	Don't care	Byte-7
R8	Don't care	Byte-8
R9	Don't care	Byte-9

	I	D
	High Byte	Low Byte
R10	00	CRC-Hi
R11	00	CRC-Lo

-	UN32		CON	VERTI	NG TH	IE RA	W VALUE OF 4~20MA ANALOG INPUT (ADCNV)	FUN32 ADCNV
	Operation Co		EN	<u>adder</u> 32.ADC PI : S : N : D :			<ul> <li>PI : 0, the polarity setting of analog input module position</li> <li>: 1, the polarity setting of analog input module position</li> <li>S : Starting address of source registers</li> <li>N : Quantity of conversion (In Word)</li> <li>D : Starting address of destination registers</li> </ul>	·
	Range	HR	IR	ROR	DR	K	S, N, D may associate with V \ Z \ P0~P9 index re	gister to serve
	Ope- rand	R0   R3839	R3840   R3903	R5000   R8071	D0   D4095		the indirect addressing application.	
	PI					0~1		
	S	$\bigcirc$	0	0	$\bigcirc$			
	Ν	$\bigcirc$		0	0	1~64		
	D	$\bigcirc$		<b>*</b>	$\bigcirc$			

- When the analog input is 4~20mA, the analog input module is one of the solution to get this kind of signal, but the input span of the analog input module is 0~20mA (Setting at 10V ⋅ Unipolar), however there will exist the offset of the raw reading value; this instruction is applied to eliminate the offset and convert the raw reading value into the range of 0~4095(12-bit) or 0~16383(14-bit), it is more convenient for following operation.
- When execution control "EN"=1, it will execute the conversion starting from S, length by N, and then store the results into the D registers.
- This instruction will not act if invalid length of N.
- When the input "F/T" =0, it assigns the 12-bit analog input module; while "F/T" =1, it assigns the 14-bit analog input module.

Example :




Description : When M0 is ON, it will perfom 6 points of conversion starting from R3840, where the offset of  $4 \sim 20$ mA raw reading value will be eliminated, and the corresponding value  $0 \sim 4095$  will be stored into R500 $\sim$ R505.

S			D		
R3840	-1229		R500	0	(4 mA)
R3841	409		R501	2047	(12 mA)
R3842	2047	⇒	R502	4095	(20 mA)
R3843	-2048	L-/	R503	0	(0 mA)
R3844	-2048		R504	0	(0 mA)
R3845	-2048		R505	0	(0 mA)


FUN 35 D P XOR					E	EXCL	USIV	E OR						FUI	N 35 D XOR
Operation control	— en↑-				— D=0	– Res	sult as	0	Sb: D: Sa,	Sourc Regis Sb, D	e data ter sto may o	b for o pring X combir	exclusiv (OR res	ve or op sults V, Z, F	peration peration 0~P9 to
Range	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
Ope- rand	WX0       WX240	WY0   WY240	WM0   WM1896	WS0     	T0       	C0   C255	R0   R3839					D0   D4095	16/32bit +/- number	V ∖ Z P0~P9	
Sa	0	0	$\bigcirc$	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0		0	_
Sb	0	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	0	
D		$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	<b>O*</b>	<b>()*</b>	$\bigcirc$		0	
correspon then set th	iding bits	s of Sa spondir	and Sb ng bit wit	(B0∼B thin D	815 or as 1, i	B0~B otherw	31), a /ise as	nd if b s 0.	its at t	he sar	ne pos		is to dinave dif		
correspon	iding bit: ne corre	s of Sa spondir n, if all f	and Sb ng bit wit the bits i (OR R 0 R 1	(B0∼B thin D	as 1, or as 1, o	B0~B otherw	31), a <i>i</i> ise as set th • T	nd if b s 0. he 0 fla	its at t ig "D = tructio	he sar : 0" to n at le	ne pos 1. ft mak	sition h		fferent (OR op	status, eration

	86 <b>D</b> P NR					EX	XCLL	ISIVE	NOR						FUN 3 XI	86 <b>D</b> NR
Operati	ion control-	– en∱-				- D=0 ·	— Res	sult as (	) St D Sa	o : Data : Reg a, Sb, I	a a for a b for ister st D may addres	XNR c oring 2 combi	operatio XNR re ne with	on esults n V, Z, P(	)~P9 tc	) serve
ſ	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	1
	Trange	WX0	WY0	WM0	WS0	TO	C1K	R0	R3840	R3904	R3968	R5000	DR D0		V · Z	
	Ope- rand	 W/X240		 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 	 R4167	 R8071	 D4095	16/32-bit ± number	P0~P9	
	Sa	0	0	0	0	0	0	0	0	0	0	0	04095	0	0	_
	Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	D		$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0		$\bigcirc$	<b>O*</b>	<b>O*</b>	$\bigcirc$		$\bigcirc$	
•	correspo correspo After the	nding l nding b	oits of bit withi	peration Sa and n D as 1	of dat Sb (B( I. If not	ta Sa )~B15 then s	and 5 or B set it t	Sb. 1 1~B31 o 0.	⁻he op ), and	eration if the	n of th bit ha	nis fur	nction	perform is to co value, th	mpare	the
•	correspo correspo	nding I nding b operat X0	bits of bit withi ion, if t	peration Sa and n D as 1	of dat Sb (B( I. If not n D are R 0 1	ta Sa )~B15 then s	and 5 or B set it t	Sb. 1 1~B31 o 0. set the	The op ), and 0 flag The ins	eration if the "D=0" tructio	n of th bit ha to 1. n at le R1 reg	nis fur s the ft mak	nction same es a lo	is to co	mpare len set	the the
•	correspo correspo	nding I nding b operat X0	bits of bit withi ion, if t	peration Sa and n D as 1 he bits in 36P.XNI Sa : R Sb : R D : R D : R	of dat Sb (B( I. If not n D are 0 1 2 1 2	ta Sa D~B15 then s all 0,	and 5  or  B 5  set it  t then s - 1 1 1 1 1	Sb. 1 $1 \sim B31$ o 0. set the 0 1 1 1 $X0 = \frac{2}{100}$	The op         0 flag         0 flag         The ins         of the FR         1 0         0 1	eration if the "D=0" tructio 2 regis	n of the bit has to 1.	his fur s the ft mak gisters	nction same es a lo	is to co value, th ogical XN	mpare len set	the the




FUN 40 D P BITRD		BIT READ											D D P RD
Operation contro		der symbol P.BITRD		— Outp — N va		N S, ind	: The N ma		nber o oine w	f the S ith V, 2	6 data to Z, P0~P9 า		
Range Ope- rand S N	WX0 WY0 	WM         WS           WM0         WS0           I         I           MM1896         WS984           O         O           O         O	TMR T0   T255 () ()	CTR C0 () C255 () ()	HR R0   R3839 ()	IR R3840  R3903  		SR R3968   R4167   	ROR R5000   R8071   	DR D0   D4095 〇	K 16/32-bit +/- numbe 0~31		
out , ar • When r selecte • When t	ead control "EN d put it to the of ead control "EN d to keep at the he operand is 1 nd this range with $0 \qquad = EN \uparrow \begin{bmatrix} 40P.E\\S : V\\N : 7 \end{bmatrix}$	utput bit "OTB' I" = 0 or "EN ↑ Iast state( if N 6 bit, the effec Il set the N val BITRD	". " ( <b>P</b> i 11919= tive rai lue erro B(	nstruc 0 ) or nge fo or flag	tion) is set to r N is "ERR • The	s not c zero ( 0~15.   " to 1, a instruc ) (X0~	hange if M19 For 32 and dc ction a	from ( 19=1 ) bit op o not ca t left r	) to 1, erand arry ou eads t	The c ( D in It this i he 7th	output "O struction	TB" can ) it is 0~3 n. • status f	be 31. īrom
			15 1 1 1 0	0 0	1 1 1 YC		_ <u></u>	0 1 ] J X0=		X0 0 1			


FUN 41 D P BITWR						BIT	WRI	ΓE						FUN 41 BITW	
Ladder symbol       D: Register for bit write         Write control - EN       D: Register for bit write         N:       N:         Write bit - INB       D: Register for bit write         D: Register for bit write       D: Register for bit write         D: Register for bit write												9			
Range Ope- rand D N	WX0	WY WY0 - WY240 O	WM WM0 WM1896	WS WS0 WS984 O	TMR T0   T255 O O	C0 	HR R0 - R3839 O	IR R3840   R3903		SR R3968   R4167 ()*			or	XR 0 V · Z 31 P0~P9 0	
the Nth b	bit of req e opera his rang	gister D nd is 1 ge, will	). 6 bit, the set the I BITWR– R 0	e effecti	ve rar error	nge of	f N is ( ERR" • T I	)~15. F to 1, ar	or 32 b nd do r tructior b B3 of	bit ( D i not carr n at left R0. As	nstruc y out tl t writes	tion) o his inst s the s g	perand tructior tatus c	bit (INB) in l it is 0~31. n.	N
			D	N=3- <u>R0</u> B <sup>^</sup> E		her th		<1 1 T		1 B3	xo=_1 				




NE	43 <b>D P</b> 3MV						NIBE	BLE M	OVE						FUN 43 NBM
Move	control—EN	ו∱_ 5 ₪ נ	3DP.  3 :  s :	r symbo NBMV–		R-N	I value	e error	N: D N: S;	s: Assi : Dest d: Assi , Ns, D	gn Ns tinatioi gn Nd , Nd m	nibble n regis nibble nay cor	ter to be within	S as sou e moved D as targ vith V, Z,	rce nibble let nibble P0~P9 to
	Range	WX WX0	WY WY0	WM WM0	WS WS0	TMR T0	CTR C0	HR R0	IR R3840	OR R3904	SR	ROR R5000	DR D0	K 16/32-bit	XR V \ Z
	Ope- rand			WM1896									 D4095	+/-	P0~P9
	S	0	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$	0	0	0	$\bigcirc$	0
	Ns	0	0	0	0	0	0	0	0	0	 ★	<b>○</b>	0	0~7	0
	D Nd	$\bigcirc$	0	0	0	0	0	0	$\bigcirc$	0	 _ ()	O*	0	0~7	0
	range is 0 instruction	)~7. B	eyond	this ran				N valu	e errc	or flag	"ERR	" to 1	, and o	do not c	
	range is C	)~7. B	eyond	this ran IBMV — R 0 2		l set		• The (B8	e errc e inst 8~B11	or flag ruction ) withir	"ERR nat l nSto	" to 1 eft me the firs	, and o oves th st nibble	do not c ne third	arry out th nibble N 34~B7) with
	range is 0 instruction	)~7. B	eyond 43P.N S : F Ns : 2	this ran IBMV — R 0 2 R 1	ge, wil	I set		• The (B8 D. (	e erro e inst 3~B11 Other	or flag ruction ) withir	"ERR nat l nSto	" to 1 eft me the firs	, and o oves th st nibble	do not c ne third e NB1 (E	arry out th nibble N 34~B7) with
	range is 0 instruction	)~7. B	eyond - 43P.N S : F Ns : 2 D : F	this ran	ge, wil	5 NB:		• The (B8	e erro e inst 3~B11 Other	or flag ruction ) withir	"ERR n at I n S to s withi	to 1 eft ma the fir: n D rei	, and o oves th st nibble main un	do not c ne third e NB1 (E	arry out th nibble N 34~B7) with
	range is 0 instruction	)~7. B	eyond - 43P.N S : F Ns : 2 D : F	this ran	ge, wil	5 NB:		<ul> <li>The (B8 D. 1)</li> <li>1 1</li> </ul>	e erro e inst 3~B11 Other	ruction ) withir nibbles	"ERR n at I n S to s within 31	to 1 eft ma the fir: n D rei	, and o oves th st nibble main un B0 B0 30	do not c ne third e NB1 (E	arry out th nibble N 34~B7) with
	range is 0 instruction	)~7. B	eyond - 43P.N S : F Ns : 2 D : F	this ran	ge, wil	5 NB:		<ul> <li>The (B8 D. 1)</li> <li>1 1</li> </ul>	e erro e inst 3~B11 Other	ruction ) withir nibbles	"ERR n at I n S to s within 31	the firmed for the fi	, and o oves th st nibble main un B0 B0 30	do not c ne third e NB1 (E	arry out th nibble N 34~B7) with
	range is 0 instruction	)~7. B	eyond - 43P.N S : F Ns : 2 D : F	this ran	ge, wil -ERR B18 0 Ns=2 Nd=1	NB3	the M	<ul> <li>The (B8 D. 1)</li> <li>1 1</li> </ul>	e erro e inst 3~B11 Other 0 1 2	ruction ) withir nibbles	"ERR n at I n S to s within 31	" to 1 eft ma the fir n D rei Ni Ni	, and o oves th st nibble main un B0 B0 30	do not c ne third e NB1 (E	arry out th nibble N 34~B7) with



FUN 45 D P XCHG				EXC	CHAN	IGE						FUN 45 D XCHG
Exchange contro	. Г <sup>45D</sup>				Db Da	: Reg , Db n	jister b	o to be ombine	e excha e excha e with '	anged		serve indirect
	Ope- rand wy Da	VY         WM           YY0         WM0                                 /240         WM1896           O         O           O         O	WS0	TMR T0 - T255 ()	C0	HR R0  R3839 O	1	R3968		DR D0   D4095 ()	XR V · Z P0~P9 O	
● When execontents of X0	change control of register Da a 45P.) EN∱- Da ∶ Db ∶	nd register D XCHG — R 0	"EN ↑ " )b in 16	bits o	or 32 I ● The	oits (	D insti ructior	ructior n at l	ו) form	nat. chang		exchanges the
		B Da R0 Db R1	115 0000 1111	1	0 0 1 1 1	00 11	0 0	0 0 1 1	00	BC 0 0 1 1	) ] ]	
		Da R0	15 1 1 1 0 0 0	1 1	1 1	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	B0 1 1 0 0	]	






FUN 4 DIS <sup>-</sup>			NIBBLE DISTRIBUTE FUN 48 DIST													
Ladder symbol         Distribution control—ENTS:      ERRN value error         N:      ERRN value error         D:      S, N, D may combine with V, serve indirect address application										Dution of Z, PC						
	Rang Ope- rand S N D	le WX WX0 WX240 O	WY WY0 WY240 O	WM WM0 WM1896 O	WS WS0 WS984 O	<b>T0</b>	CTR C0 	HR R0   R3839     				ROR R5000   R8071 	DR D0 D4095 O	K 16-bit +/- number 0 1~4	XR V · Z P0~P9 O	
su th al 4 TI in	uccessive le 0 nible l set to bits form his instru- volved,	stribution ve nibbles oles of N zero. (A i m a nibble ruction or so the ef rry out th	s startir registe nibble is e, so B( nly prov fective	ng from rrs starti s compr 0~B3 for vides W value o uction.	the lov ng fron ised by rm nibb ORD (	vest r n D. 1 / 4 bit ble 0, (16 bi	nibble The n ts. Sta B4~E it) op Beyon	NB0 ibbles arting 37 form erand. d this	within other from th n nibbl . There range	S, and than N he lowe e 1, ef efore t , will s	d distri NB0 in est bit tc) here a et the	bute th each in a re are us N valu	nem in of the gister ually c	n ascend register , B0, ea only 4 r only 4 r	ding ord rs within ch succ ibbles ERR" to	der into n D are cessive can be o 1, and
	•		S : W N : 3 D : R	Y 0	-ERR	_	•		ster in		e NBC			consec	utive r	ee WX0 egisters 30
s	i WX	X15 0000 NB3		000	1000	B0	X0=		$\rightarrow$ C $\rightarrow$ D+1 $\rightarrow$ D+2	I R	B1 0 0 1 0 2 0	5 0 0 0 0 0 0 0 0 0	000 000 000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 00 0 00	B0 0 1 1 0

FUN49 P BUNIT				BYTE UNITE			FUN49 BUNIT
Execution contr	ol—EN↑_	<u>Ladder s</u> 49P.BUN S : N : D :		N :Number D :Registe S, N, D may	r of bytes to be rs to store the	united data h V ∖ Z ∖ P0~P9	
			Range Ope- rand S N D	HR ROR DF R0 R5000 Df R3839 R8071 D40 0 0 0 0 0 0 0 0 0 0 0 0	95 ) ) 1~256		
combina <ul> <li>This inst</li> </ul>	tion starting	from S, le not act if ir	ength by N, a nvalid range c	" ( P instruction) nd then store the re of length. heral in binary data	esults into D reg	gisters.	
byte cor	nbination fo	r following	word data pr	ocessing.			
Example :							
Example :	M2		49P.BUNIT-				
Example :	M2		S : R 1500				
Example :	M2 						
Description:\ as	When M2 cl	—EN↑- hanges fro R999, and I R999=10	S: R 1500 N: R 999 D: R 2500 om 0 $\rightarrow$ 1, it withen store the , the results of		ers starting fror store into R250	m R2500. 00∼R2504.	00, the length is
Description:\ as	When M2 cl ssigned by F is supposed	—_EN↑- hanges fro R999, and I R999=10 S	S: R 1500 N: R 999 D: R 2500 om 0 $\rightarrow$ 1, it withen store the , the results of	Il perform the byte	ers starting fror store into R250	m R2500. 10∼R2504. D	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed	EN↑- hanges fro R999, and I R999=10 S I Byte	S: R 1500 N: R 999 D: R 2500 om 0 $\rightarrow$ 1, it withen store the then results c Low Byte	Il perform the byte e results into registe of combination will s	ers starting fror store into R250 High Byte	m R2500. 00∼R2504. D Low Byte	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed High R1500 Do	EN↑- hanges frc R999, and I R999=10 I R999=10 S I Byte n't care	S: R 1500 N: R 999 D: R 2500 om $0 \rightarrow 1$ , it withen store the then store the the results of Low Byte Byte-0	Il perform the byte e results into registe of combination will s R2500	ers starting fror store into R250 High Byte Byte-0	m R2500. 10~R2504. D Low Byte Byte-1	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed High R1500 Do R1501 Do	EN↑- hanges fro R999, and I R999=10 I Byte n't care n't care	S : R 1500 N : R 999 D : R 2500 $0 \rightarrow 1$ , it withen store the , the results of Low Byte Byte-0 Byte-1	Il perform the byte e results into registe of combination will s R2500 R2501	ers starting fror store into R250 High Byte Byte-0 Byte-2	n R2500. 10 ~ R2504. D Low Byte Byte-1 Byte-3	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed High R1500 Do R1501 Do R1502 Do	EN↑- hanges fro R999, and I R999=10 I Byte n't care n't care n't care	S : R 1500 N : R 999 D : R 2500 m 0→1, it withen store the then store the the results of Low Byte Byte-0 Byte-1 Byte-2	R2500 R2501 R2502	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4	m R2500. 10~R2504. D Low Byte Byte-1 Byte-3 Byte-5	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed R1500 Do R1501 Do R1502 Do R1503 Do	EN↑- hanges fro R999, and I R999=10 S n Byte n't care n't care n't care n't care	S : R 1500 N : R 999 D : R 2500 m 0→1, it wi then store the then results of Low Byte Byte-0 Byte-1 Byte-2 Byte-3	R2500 R2501 R2502 R2503	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4 Byte-6	m R2500. 10 ~ R2504. D Low Byte Byte-1 Byte-3 Byte-5 Byte-7	00, the length is
Description:\ as It	When M2 cl ssigned by F is supposed R1500 Do R1501 Do R1502 Do R1503 Do R1503 Do R1504 Do	EN↑- hanges fro R999, and I R999=10 I Byte n't care n't care n't care	S : R 1500 N : R 999 D : R 2500 m 0→1, it withen store the then store the the results of Low Byte Byte-0 Byte-1 Byte-2	R2500 R2501 R2502	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4	m R2500. 10~R2504. D Low Byte Byte-1 Byte-3 Byte-5	00, the length is
Description : \ as It	When M2 cl ssigned by F is supposed R1500 Do R1501 Do R1502 Do R1503 Do R1504 Do R1505 Do	EN↑- hanges fro R999, and I R999=10 Byte n't care n't care n't care n't care n't care n't care	S : R 1500 N : R 999 D : R 2500 om 0→1, it wi then store the , the results of <u>Low Byte</u> <u>Byte-0</u> <u>Byte-1</u> <u>Byte-2</u> <u>Byte-3</u> <u>Byte-4</u>	R2500 R2501 R2502 R2503	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4 Byte-6	m R2500. 10 ~ R2504. D Low Byte Byte-1 Byte-3 Byte-5 Byte-7	00, the length is
Description : \ as It	When M2 cl ssigned by F is supposed R1500 Do R1501 Do R1502 Do R1503 Do R1503 Do R1504 Do R1505 Do R1506 Do	EN↑- hanges fro R999, and I R999=10 I Byte n't care n't care n't care n't care n't care n't care n't care	S : R 1500 N : R 999 D : R 2500 m 0→1, it withen store the , the results of Byte-0 Byte-1 Byte-2 Byte-3 Byte-4 Byte-5	R2500 R2501 R2502 R2503	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4 Byte-6	m R2500. 10 ~ R2504. D Low Byte Byte-1 Byte-3 Byte-5 Byte-7	00, the length is
Description : \ as It	When M2 cl ssigned by F is supposed R1500 Do R1501 Do R1502 Do R1503 Do R1503 Do R1504 Do R1505 Do R1505 Do R1506 Do R1507 Do R1508 Do	EN↑- hanges fro R999, and I R999=10 I Byte In't care In't care In't care In't care In't care In't care In't care In't care	S : R 1500 N : R 999 D : R 2500 m 0→1, it withen store the , the results of Byte-0 Byte-1 Byte-2 Byte-3 Byte-4 Byte-5 Byte-6	R2500 R2501 R2502 R2503	ers starting fror store into R250 High Byte Byte-0 Byte-2 Byte-4 Byte-6	m R2500. 10 ~ R2504. D Low Byte Byte-1 Byte-3 Byte-5 Byte-7	00, the length is


FUN50 P BDIST			В	YTE DIST	RIBUTE			FUN50 P BDIST
Execution contro	I— EN∱–	Ladder s - 50P.BDI S: N: D:	-	N : N D : R	lumber of by Registers to s D may asso	vtes to be dis store the dist ciate with V		
			Range Ope- rand S N D	HR         RC           R0         R50                                 R3839         R80                                 ()                     ()                     ()                     ()                     ()                     ()                     ()	D00         D0                     071         D4095         )         )           0         ()         ()         )	K 1~256		
			l" =1 or "EN ↑ ength by N, an	_		-	0→1, it will perf ters.	orm the byte
This inst	truction w	vill not act if	invalid range of	of length.				
		ating with in or data tran		heral in bir	nary data fo	rmat, this ins	struction may be a	applied to do
Example :								
		M2	₋50P.BDIST-					
	•							
			N : R 999	)				
			D : R 1500	)				
as	signed b	y R999, and sed R999=9	d then store the	e results int	o registers	starting from	R1508.	, the length is
	F	S ligh Byte	Low Byte			High Byte	D Low Byte	
R	1000	Byte-0	Byte-1		R1500	00	Byte-0	
	1001	Byte-2	Byte-3		R1501	00	Byte-1	
R	1002	Byte-4	Byte-5		R1502	00	Byte-2	
	1003	Byte-6	Byte-7		R1503	00	Byte-3	
R	1004	Byte-8	Don't care		R1504	00	Byte-4	
					R1505	00	Byte-5	
					R1506	00	Byte-6	
					R1507 R1508	00	Byte-7	
					1,1000	00	Byte-8	

	51 <b>D P</b> HFL						SHI	FT LE	FT						F	FUN 5 <sup>.</sup> SHF	
	ft control — E hift in bit — I			<u>er symb</u> 2.SHFL-	-0	TB—S		ut bit e error	N N ir	N : Nun N, D ma	jister to nber of ay com ∶addre	f bits to nbine v	o be sh vith V,	Z, P0~	P9 t	to serve	0
ſ	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K		XR	1
	000	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0		1	V × Z	
	Ope- rand	 WX240	 WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	or 16 3	 32	P0~P9	
ļ	D		$\bigcirc$	0	0	$\bigcirc$	0	0		0	•	○*	0			$\bigcirc$	
	Ν	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	
•	left, its pos will appea If the ope Beyond th	r at shi rand is	ift-out t s 16 bi	oit "OTB" t, the eff	ective	range	of N	is 1~ <sup>-</sup>	16. Foi	r 32 bi	its(D	instru	ction)	operan	nd, i		
•	will appea If the ope	r at sh rand is is rang	ift-out k s 16 bi ge, will	bit "OTB" t, the eff set the N SHFL R 0	ective	range error 1 Y (	of N	is 1~⁺ ERR" ti ● The tow	he sta 16. Foi o 1, an	r 32 bi d do n uction he left	its(D ot carr at lef	instru y out t t shift	ction) his ins s the	operan	nd,i n. in re	t is 1~	32. R0
•	will appea If the ope Beyond th	r at sh rand is is rang —EN↑	ift-out t s 16 bi ge, will	bit "OTB" t, the eff set the N SHFL R 0	ective value -OTB -ERR	range error 1 (	of N flag "f 70 )	is 1~⁺ ERR" ti ● The tow	the star 16. For o 1, an e instru- vards t vards t vards t vards t	r 32 bi d do n uction he left low.	its(D ot carr at lef t by 4	instru y out t t shift succe	ction) his ins s the	operan truction data i	nd,i n. in re	t is 1~	32. R0
•	will appea If the ope Beyond th	r at sh rand is is rang —EN↑	ift-out t s 16 bi ge, will D : F N : 4	bit "OTB" t, the eff set the N SHFL $\sim$ 0 4 $\approx 0$ 4 = 15 $\leftarrow 0$	ective value -OTB -ERR	range error 1 Y (	of N flag "f 70 )	is 1~ <sup>-</sup> ERR" ti ● The tow sho	the star 16. For o 1, an e instru- vards t vards t vards t vards t	r 32 bi d do n uction he left low. 1 0	its ( D ot carr at lef t by 4	instru y out t t shift succe 30 $0 \leftarrow 30$ 1	ction) his ins s the essive	operan truction data i	nd,i n. in re	t is 1~	32. R0


FUN 52 D P SHFR		SHIFT RIGHT													52 <b>D P</b> HFR
	Ladder symbol       D: Register to be shifted         Shift control – $EN^{\uparrow}$ D:         N:       OTB – Shift-out bit         N:       N         Shift in bit – INB       ERR – N value error										shifted V, Z, P0	)~P9 tc	) serve		
R Ope- rand D N		WY WY0   WY240 〇	WM WM0 WM1896	WS WS0   WS984 	<b>то</b> 	CTR C0  C255 O	HR R0   R3839 ()			SR R3968   R4167 *		DR D0   D4095 〇	K 1 1 16 32	XR V · Z P0~P9	
register instruction B0 will a If the op Beyond	)  EN↑- [               	e right een shi hift-out 6 bit, t will set 52P.SHF D : R N : 15 NB 0 $\rightarrow$	by N su ifted righ bit "OTE he effect the N v =R 0 B15 B15 1_0*	ccessi nt, thei 5". ctive ra	ve bits r posit inge o rror fla Y0	(in d ions ) f N is g "ER ) 1 0	escer will be $1 \sim 10^{\circ}$ $R^{\circ}$ to $R^{\circ}$ to	<ul> <li>b. For</li> <li>and</li> <li>and</li> <li>b. The tow rest</li> </ul>	32 bi 32 bi d do n e instru ards ults ar	After by the ts ( Interpretention of carrier uction the ri- e show	the h shift-in ry out at left ght b wn bel	ighest n bit IN uction) this ins shifts f y 15 ow. Y0 ≻ □	bits, B15 NB, while operanc	5 or B3 shift-c I, it is in R0 r	1 ( <b>D</b> out bit 1∼32. egister
	[	<b>NB</b> 0 △	B15 0 0 △ △	<b>0 0</b> △		0 0				0 0	B0 1	Y0 0 *			



FUN 54 D P ROTR		ROTATE RIGHT											FUN 54 D P ROTR
Rotate contro	Ladder symbol       D: Register to be rotated         Rotate control – ENT – D:       D: Register to be rotated         N:       OTB – Rotate-out-bit       N: Number of bits to be rotated         D, N may combine with V, Z, Prinder address application       D, N may combine with V, Z, Prinder address application										otated , Z, P0-	-P9 to serve	
Ope- rand D N	e WX WY WX0 WY0 WX240 WY240 0 0	WM WM0 WM1896 O	WS WS0 WS984 O	TMR T0   T255 〇 〇	CTR C0   C255 () ()	HR R0 - R3839 O O			SR R3968   R4167 *			or	XR           1         V \ Z           2         P0~P9           O         O
D registe B14→B1 the same If the op Beyond f	tate control "E er towards the 13,, B1 $\rightarrow$ B e time, the stat erand is 16 b this range, will $0 \\ \vdash EN\uparrow D = N$	right by N 0, B0 $\rightarrow$ B us of the r it, the effe set the N P.ROTR — : R 0	l succe 15. In a rotated ective r	essive a 32-bit out B( range error fl:	bits (ir t instru ) bits v of N is ag "EF Y0	n descr uction, vill app s 1~16 RR" to • T tr	ending B31→ bear at . For 1, and The ins pward	g order B30, the rc 32 bits do nc	r, ie. ir B30→ otate-o s ( <b>D</b> ot carry on at le	n a 16 B29, . ut bit ' instruc out th eft rot succe	-bit ins , B1 'OTB". ction) ( his inst ates d	truction →B0, E operand ruction. ata fror	l, B15→B14, 30→B31). At d, it is 1~32.
		B15 1 1 B15 1 0 *	) 1 0	000	0 0 ر	10 * 0= <b>1</b>			Y0				



FUN55 D P B→G	BINARY - CODE TO GRAY - CODE CONVERSION	FUN55 <b>D P</b> B→G
Example 2: W	nen M0 =1, it will be perform the 32-bit code conversion	
	M0 $i$ EN $\begin{bmatrix} 55DP.B \rightarrow G \\ S : R0 \\ D : R100 \end{bmatrix}$ • Converting the 32-bit Binary-code in DR0 and then storing the result into DR100.	into Gray-code,
DR0=0011	0111001001000010111100010100B → DR100=00101100101101100011100	010011110B



Г


FUN56 D P G→B	GRAY - CODE TO BINARY - CODE CONVERSION	FUN56 <b>D P</b> G→B
Example 2: V	Vhen M0 =1, it will perform the 32-bit code conversion	
	M0 $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$	
DD0=00110	011100100100010111100010100B → DD100=0010010111000111110010100	0011000B

-

FUN 57 P DECOD				D	ECOD	E						FUN 57 P DECOD
Decode contro	- 57P.D	er symbol ECOD	-ERI	R—R	ange er	ror	( N <sub>S</sub> : S N <sub>L</sub> : L D : S	16 bits starting ength o starting	) bits to of deco registe	be dec ded va r storir	co be dec coded wi ilue (1~6 ng decoo i words)	ithin S 3 bits) ded results
Banga		4			LID						with V, applicatio	Z, P0~P9 on


Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit +/- number	V \ Z P0~P9
S	0	0	0	0	0	0	0	0	0	0	0	$\bigcirc$	0	0
Ns	0	0	0	0	$\bigcirc$	0	0	0	$\bigcirc$	0	0	0	0~15	0
NL	0	0	0	0	$\bigcirc$	0	0	0	0	0	0	0	1~8	0
D		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$		$\bigcirc$	<b>O*</b>	<b>O*</b>	$\bigcirc$		$\bigcirc$

- This instruction, will set a single bit among the total of 2<sup>NL</sup> discrete points (D) to 1 and the others bit are set to 0. The bit number to be set to 1 is specified by the value comprised by BN<sub>S</sub>~BN<sub>S</sub>+N<sub>L</sub>-1 of S (which is called the decode value, BN<sub>S</sub> is the starting bit of the decode value, and BN<sub>S</sub>+N<sub>L</sub>-1 is the end value),.
- When decode control "EN" = 1 or "EN ↑ " ( P instruction) has a transition from 0 to 1, will take out the value BN<sub>S</sub>~BN<sub>S</sub>+N<sub>L</sub>-1 from S. And with this value to locate the bit position and set D accordingly, and set all the other bit to zero
- This instruction only provides 16 bit operand, which means S only has B0~B15. Therefore the effective range of Ns is 0~15, and the N<sub>L</sub> length of the decode value is limited to 1~8 bits. Therefore the width of the decoded result D is  $2^{1-8}$  points = 2~256 points = 1~16 words (if 16 points are not sufficient, 1 word is still occupied). If the value of N<sub>S</sub> or N<sub>L</sub> is beyond the above range, will set the range-error flag "ERR" to 1, and do not carry out this instruction.
- If the end bit value exceeds the B15 of S, then will extend toward B0 of S + 1. However if this occurs then S+1 can't exceed the range of specific type of operand (ie. If S is of D type register then S+1 can't be D3072). If violate this, then this instruction only takes out the bits from starting bit BNs to its highest limit as the decode value.




FUN 58 P ENCOD		ENCODE												FUN 58 P ENCOD	
Encode control $-EN^{-}$ High/Low priority $-H/L$ $-$ $N_L$ : D :					<ul> <li>S : Starting register to be encoded</li> <li>N<sub>S</sub> : Bit position within S as the encoding start point</li> <li>N<sub>L</sub> : Number of encoding discrete points (2~256)</li> <li>D : Number of register storing encoding results (1 word)</li> <li>S, N<sub>S</sub>, N<sub>L</sub>, D may combine with V, Z, P0~P9 to serve indirect address application</li> </ul>										
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit +/- number	V \ Z P0~P9	
S	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		0	
Ns	$\bigcirc$	0	0	0	$\bigcirc$	0	0	0	0	0	0	0	0~15	0	
	$\cap$	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	0	2~256	0	
NL	$\bigcirc$	0	$\bigcirc$	0	· ·							-		0	

When encode control "EN" = 1 or "EN ↑" ( instruction) has a transition from 0 to 1, will starting from the points specified by Ns within S, take out towards the left (high position direction) N<sub>L</sub> number of successive bits BN<sub>S</sub>~BN<sub>S</sub>+N<sub>L</sub>-1 (BN<sub>S</sub> is called the encoding start point, and its relative bit number is b0;BN<sub>S</sub>+N<sub>L</sub>-1 is called the encoding end point, and its relative bit number is BN<sub>L</sub>-1). From left to right do higher priority (when H/L=1) encoding or from right to left do lower priority (when H/L=0) encoding (i.e. seek the first bit with the value of 1, and the relative bit number of this point will be stored into the low byte (B0~B7) of encoded resultant register D, and the high byte of D will be filled with 0.




- As shown in the diagram above, for high priority encoding, the bit first to find is b<sub>H</sub> (with a value of 12), and for low priority encoding, the bit first to find b<sub>L</sub> (with a value of 4). Among the N<sub>L</sub> discrete points there must be at least one bit with value of 1. If all bits are 0, will not to carry out this instruction, and the all zero flag "D=0" will set to 1.
- Because S is a 16-bit register, Ns can be 0~15, and is used to assign a point of B0~B15 within S as the encoding start point (b0). The value of N<sub>L</sub> can be 2~256, and it is used to identify the encoding end point, i.e. it assigns N<sub>L</sub> successive single points starting from the start point (b0) towards the left (high position direction) as the encoding zone (i.e.  $b0 \sim bN_L-1$ ). If the value of Ns or NL exceeds the above value, then do not carry out this instruction, and set the range-error flag "ERR" as 1.



<sup>-</sup> UN 59 <mark>P</mark> →7SG		7-SEGMENT CONVERSION										FUN 59 →7SC		
Ladder symbol S : Source data to be converted											ted			
onversion cont	rol — EN		S :		-ER	R – N	l value e	error N	I: The	nibble ı	numbei	r within	S for co	nversion
		1	N :					D	) : Regi	ster sto	oring 7-	segme	nt result	
		N :       D : Register storing 7-segment result         D :       S, N, D may combine with V, Z,P0~P9 indirect address application												
			D :							•			Z,P0~P	9 to serve
Range	WX	WY	D :	WS	TMR	CTR	HR			•			Z,P0~P	9 to serve
Range Ope- rand	WX0 	WY WY0		WS WS0   WS984	TMR T0 1255	CTR C0 C255	R0	ir	ndirect	address	s applic	cation		
Ope-	WX0 	WY WY0	WM WMO	WS0	<b>Т0</b> 	C0	R0	ir IR R3840 	OR R3904	SR R3968	ROR R5000	DR D0	K 16-bit +/-	XR V · Z
Ope- rand	WX0   WX240	WY WY0 WY240	WM WM0 WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	ir IR R3840   R3903	OR R3904   R3967	SR R3968 R4167	ROR R5000 R8071	DR D0 D4095	K 16-bit +/-	XR V \ Z P0~P9

- When conversion control "EN" = 1 or "EN ↑" ( instruction) has a transition from 0 to 1, will convert N+1 number of nibbles (A nibble is comprised by 4 successive bits, so B0~B3 of S form nibble 0, B4~B7 form nibble 1, etc...) within S to 7-segment code, and store the code into a low byte of D (High bytes does not change). The 7 segment within D are put in sequence, with "a" segment placed at B6, "b" segment at B5, ...., "g" segment at B0. B7 is not used and is fixed as 0. For details please refer the "7-segment code and display pattern table" shown in page 9-31.
- Because this instruction is limited to 16 bits, and S only has 4 nibbles (NB0~NB3), the effective range of N is 0~3. Beyond this range, will set the N value flag error "ERR" to 1, and does not carry out this instruction.
- Care should be taken on total nibbles to be converted is N+1. N=0 means one digit to convert, N=1 means two digits to convert etc...
- When using the FATEK 7-segment expansion module(FBs-7SG) and the FUN84 (7SEG) handy instruction for mixing decoding and non-decoding application, FUN59 and FUN84 can be combined to simplify the program design.(Please refer the example in chapter 16)




FUN 59 <b>₽</b> →7SG		7-SEGMENT CONVERSION										
Nibble da	ita of S	- 7-segment			1	_ow by	rte of D	)			Display	
Hexadecimal number	Binary number	display format	B7 ●	B6 a	B5 b	B4 c	B3 d	B2 e	B1 f	B0 g	Display pattern	
0	0000		0	1	1	1	1	1	1	0		
1	0001		0	0	1	1	0	0	0	0	0 0	
2	0010		0	1	1	0	1	1	0	1		
3	0011		0	1	1	1	1	0	0	1		
4	0100	B6 a	0	0	1	1	0	0	1	1	Ļ	
5	0101	B1 f b B5	0	1	0	1	1	0	1	1	5	
6	0110	B2 e c B4 d B3 P B7	0	1	0	1	1	1	1	1	6	
7	0111	вз С	0	1	1	1	0	0	1	0		
8	1000		0	1	1	1	1	1	1	1		
9	1001		0	1	1	1	1	0	1	1		
А	1010		0	1	1	1	0	1	1	1	A	
В	1011		0	0	0	1	1	1	1	1		
С	1100		0	1	0	0	1	1	1	0		
D	1101		0	0	1	1	1	1	0	1		
E	1110		0	1	0	0	1	1	1	1	Ē	
F	1111		0	1	0	0	0	1	1	1	F	

									ŀ	Advanc	ed Funct	ion Instruct	tion
FUN 60 ₽ →ASC				AS		ONVE	RSION					FUN 60 →ASC	
Conversion con	$\begin{array}{c} Ladder \ symbol \\ \hline 60P. \rightarrow ASC \\ S : \\ \hline S : \\ D : \\ \hline \end{array} \\ \hline D : \\ \hline \end{array} \\ \hline \end{array} \\ \hline S : Alphanumerics to be converted into ASCII code \\ \hline D : Starting register storing ASCII results \\ \hline \end{array} \\ \hline \end{array}$												
	ange WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	Alphanun	neric	
Ope- rand	WY0               	WM0	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	1~12 alphanun	!	
								*	*		0		
	0	0	0	0	0	0	0	○*	○*	0			
alphab it into r • The ap until ce	ets and nur egisters sta plication of	nbers stor rting from this instru tions occ	red in S D. Eacl uction, n ur, then	(S has h 2 alp nost of conve	s a ma hanum ten, sto erts thi	ximum heric cha bres alp s alpha	of 12 al aracters hanum	phanun s occup eric info	neric ch y one 1 ormatior	iaracter 6-bit reoุ า within	) into ASC gister. a prograr	will convert CII and store n, and waits onveys it to	:
×(	⊢EN↑- \$	0P.→ASC S : ABCD D : R0		R-		-4	BCDE		SCII th	en stor		6 alphabets 8 successive	
			S abet DEF		X0=_] ⊏>		R0 42 R1 44	h Byte 2 (B) 4 (D) 6 (F)	D Low E 41 ( 43 ( 45 (	A) C)			


FUN 61 ₽ →SEC	HOUR:MINUTE:SECOND TO SECONDS CONVERSION FUN 61 ☐ →SEC														
Conversion cont	$\begin{array}{c} Ladder \ symbol \\ 61P. \rightarrow SEC \\ S : \\ D : \\ D : \\ \end{array} \qquad D = 0 - Result as 0 \\ D : \\ S = Starting \ register \ storing \ results \\ \end{array}$											o be			
Ra	ange	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	-11796839	9
Ope-	$\backslash$		  ///240	WM1906	W6004	 T255	C255	02020	D2002	D2067	D4167	D9071	04005	117064700	
S	rand WX240 WY240 WM1896 WS984 T255 C255 R3839 R3903 R3967 R4167 R8071 D4095 117964799										<u></u>				
D															
			U	0	0	$\cup$	U	0		U	$\bigcirc$	U	0		


- When conversion control "EN" = 1 or "EN ↑ " ( P instruction) has a transition from 0 to 1, will convert the hour: minute: second data of S~S+2 into an equivalent value in seconds and store it into the 32-bit register formed by combining D and D+1. If the result = 0, then set the "D = 0" flag as 1.
- Among the FBs-PLC instructions, the hour: minute: second time related instructions (FUN61 and 62) use 3 words of register to store the time data, as shown in the diagram below. The first word is the second register, the second word is the minute register, and finally the third word is the hour register, and in the 16 bits of each register, only B14~B0 are used to represent the time value. While bit B15 is used to express whether the time values are positive or negative. When B15 is 0, it represents a positive time value, and when B15 is 1 it represents a negative time value. The B14~B0 time value is represented in binary, and when the time value is negative, B14~B0 is represented with the 2's complement. The number of seconds that results from this operation is the result of summation of seconds from the three registers representing hours: minutes: seconds.



The B15 of each registers is used to represent the sign of each time value

- Besides FUN61 or 62 instruction which treat hour: minute: second registers as an integral data, other instructions treat it as individual registers.
- The example program at below converts the hour: minute: second data formed by R20~R22 into their equivalent value in seconds then stored in the 32-bit register formed by R50~R51. The results are shown below.






R12

06DAH

1754 hr


Ladder symbol 63P.→ HEX	S : Sta N : Nu	tarting sour	ce regi	stor			
Conversion control – EN <sup>+</sup> S : – ERR N : – D :	D : Th D : Th (he S, N, I indired	-					
Range WX WY WM WS TMR CTR	R HR IF	IR OR	SR	ROR	DR	К	XR
Range         WX         WT         WM         WS         TMR         CTR         HR         IR         OR         SR         ROR         DR         R           Ope- rand         WX0         WY0         WM0         WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         16-bit           WX240         WY240         WM1896         WS984         T255         C255         R3839         R3903         R3967         R4167         R8071         D4095							
<b>S</b> O O O O O O	0 0	0 0	0	$\bigcirc$	$\bigcirc$		0
N 0 0 0 0 0	0 0	0 0	0	0	0	1~511	0
D 0 0 0 0	0	0	<b>O*</b>	•	0		0

- When conversion control "EN" =1 or "EN ↑" ( is instruction) changes from 0→1, it will convert the N successive hexadecimal ASCII character('0'~'9','A'~'F') convey by 16 bit registers (Low Byte is effective) into hexadecimal value, and store the result into the register starting with D. Every 4 ASCII code is stored in one register. The nibbles of register, which does not involve in the conversion of ASCII code will remain unchanged.
- The conversion will not be performed when N is 0 or greater than 511.
- When there is ASCII error (neither  $30H \sim 39H$  nor  $41H \sim 46H$ ), the output "ERR" is ON.
- The main purpose of this instruction is to convert the hexadecimal ASCII character ('0'~'9','A'~'F'), which is received by communication port1 or communication port2 from the external ASCII peripherals, to the hexadecimal values that the CPU can process directly.



	IN 64 ₽ ∙ASCII		СС	NVER	SION C	)F HE	XAD	ECIM	AL VAI	LUE T	O AS(	CII CO	DE		FUN 64 →AS0	_
Ladder symbolS : Starting source register $64P. \rightarrow ASCII$ N : Number of hexadecimal digit to be converted to ASCII code.Conversion control $-EN \uparrow -$ S :N :Image: Simple conversion control $-EN \uparrow -$ D :Image: Simple conversion control $-EN \uparrow -$ D :Image: Simple conversion control $-EN \uparrow -$ S :Image: Simple conversion control $-EN \uparrow -$ N :Image: Simple conversion conversi																
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	1
	Ope- rand	WX0	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit + number	V · Z P0~P9	
	S	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		$\bigcirc$	
	Ν	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	1~511	$\bigcirc$	
	D		$\bigcirc$	0	$\bigcirc$	0	0	$\bigcirc$		0	<b>^</b> *	<b>O*</b>	0		0	

- When conversion control "EN" =1 or "EN ↑" ( instruction) changes from 0→1, will convert the N successive nibbles of hexadecimal value in registers start from S into ASCII code, and store the result to low byte (high byte remain unchanged) of the registers which start from D.
- The conversion will not be performed when the value of N is 0 or greater than 511.
- The main purpose of this instruction is to convert the numerical value data, which PLC has processed, to ASCII code and transmit to ASCII peripherals by communication port1 or communication port 2.




END		PROGRAM END	END
	Ladder symbol		
End con	trol— EN— END	No operand	
program	flow will immediately returns to	n is activated. Upon executing the END instruction and the starting point (0000M) to restart the next scan not be executed. When "EN" = 0, this instruction is	- i.e. all the

• This instruction may be placed more than one point within a program, and its input (end control "EN") controls the end point of program execution. It is especially useful for debugging and for testing.

programs after the END instruction will continue to be executed as the END instruction is not exist.

• It's not necessary to put any END instructions in the main program, CPU will automatic restart to start point when reach the end of main program.




FUN 65 LBL	LABEL	FUN 65 LBL
+	Ladder symbol 65S : Alphanumeric, 1~6 characters LBL S	

- This instruction is used to make a tag on certain address within a program, to provide a target address for execution of JUMP, CALL instruction and interrupt service. It also can be used for document purpose to improve the readability and interpretability of the program.
- This instruction serves only as the program address marking to provide the control of procedure flow or for remark. The instruction itself will not perform any actions; whether the program contains this instruction or not, the result of program execution will not be influenced by this instruction.
- The label name can be formed by any 1~6 alphanumeric characters and can't be duplicate in the same program. The following label names are reserved for interrupt function usage. These "reserved words", can't be used for normal program labels.

Reserved words	Description
X0+I~X15+I (INT0~INT15)	labels for external input (X0 $\sim$ X15) interrupt
X0-I~X15-I (INT0-~INT15-)	service routine.
HSC0I~HSC7I	labels for high speed counter HSC0~HSC7 interrupt service routine.
1MSI (1MS) 、2MSI (2MS) 、3MSI (3MS) 、 4MSI (4MS) 、5MSI (5MS) 、10MSI (10MS) 、 50MSI (50MS) 、100MSI (100MS)	Labels for 8 kinds of internal timer interrupt service routine.
HSTAI (ATMRI)	Label for High speed fixed timer interrupt service routine.
PSO0I~PSO3I	Labels for the pulse output command finished interrupt service routine.

Only the interrupt service routine can use the label names listed on above table, if mistaken on using the reserved label on the normal subroutine can cause the CPU fail or unpredictable operation.


The label of following diagram illustration served only as program remarks (it is not treated as a label for call or jump target). For the application of labeling in jump control, please refer to JMP instruction for explanation. As to the labeling serves as subroutine names, please refer to CALL instruction for details.




FUN 66 P JMP	JUMP	FUN 66 P JMP
Jump contro	Ladder symbol 66P JMP LBL LBL LBL LBL LBL LBL LBL LBL LBL LB	d
the market • This instru-	p control "EN"=1 or "EN $\uparrow$ " (  instruction) changes from 0→1, PLC will jump to the located label and continuous to execute the program. Inction is especially suit for the applications where some part of the program will be extain condition. This can shorter the scan time while not executes the whole program.	
instruction	uction allows jump backward (i.e. the address of LBL is comes before the addre n). However, care should be taken if the jump action cause the scan time exceed the lim timer, the WDT interrupt will be occurred and stop executing.	
	instruction allows only for jumping among main program or jumping among subroutine ss main/subroutine area.	area, it can't
	<ul> <li>NO</li> <li>EN JMP PATHB</li> <li>Program A</li> <li>Program A</li> <li>PATHB</li> <li>PATHB</li> <li>PATHB</li> <li>Program B</li> <li>Program B</li> <li>In the left diagram, when X0=1, the program directly to the LBL position named continuing to execute program B. The skip the program A and none of the improgram A will be executed. The status and the coils associated with program unchanged (as if there is no program sector)</li> </ul>	PATHB and erefore it will enstructions of s of registers A will keep


FUN 67 P CALL	CALL	FUN 67 P CALL
Call co	Ladder symbol 67P ntrol — EN↑CALL LBL LBL LBL	be called.

- When call control "EN"=1 or "EN ↑" ( instruction) changes from 0→1, PLC will call (perform) the subroutine bear the same label name as the one being called. When execute the subroutine, the program will execute continuous as normal program does but when the program encounter the RTS instruction then the flow of the program will return back to the address immediately after the CALL instruction.
- All the subroutines must end with one "return from subroutine instruction RTS" instruction; otherwise it will cause executing error or CPU shut down. Nevertheless, an RTS instruction can be shared by subroutines (so called as multiple entering subroutines; even though the entry points are different, they have a same returning path) as illustrated in the right diagram subroutine SUB1~3.
- When main program called a subroutine, the subroutine also can call the other subroutines (so called the nested subroutines) for up to 5 levels at the most (include the interrupt routine).







Interrupt service programs (HSC0I~HSC7I、PSO0I~PSO3I、X0+I~X15+I/INT0~INT15、X0-I~X15-I/INT0~INT15、X0-I~X15-I/INT0~INT15、X0-I~X15-I/INT0~INT15、X0-I~X15-I/INT0~INT15、X0-I~X15-I/INT0~INT15-、HSTAI/ATMRI、1MSI/1MS、2MSI/2MS、3MSI/3MS、4MSI/4MS、5MSI/5MS、10MSI/10MS、50MSI/50MS、100MSI/100MS) are also a kind of subroutine. It is also placed in sub program area. However, the calling of interrupt service program is triggered off by the signaling of hardware to make the CPU perform the corresponding interrupt service program (which we called as the calling of the interrupt service program). The interrupt service program can also call subroutine or interrupted by other interrupts with higher priority. Since it is also a subroutine (which occupied one level), it can only call or interrupted by 4 levels of subroutine or interrupt service program. Please refer to RTI instruction for explanation.




- This instruction is used to represent the end of a subroutine. Therefore it can only appear within the subroutine area. Its input side has no control signal, so there is no way to serially connect any contacts. This instruction is self sustain, and is directly connected to the power line.
- When PLC encounter this instruction, it means that the execution of a subroutine is finished. Therefore it will return to the address immediately after the CALL instruction, which were previously executed and will continue to execute the program.
- If this instruction encounters any of the three flow control instructions MC, SKP, or JMP, then this instruction
  may not be executed (it will be regarded as not exist). If the above instructions are used in the subroutine
  and causing the subroutine not to execute the RTS instruction, then PLC will halt the operation and set the
  M1933( flow error flag) to 1. Therefore, no matter what the flow is going, it must always ensure that any
  subroutine must be able to execute a matched RTS instruction.
- For the usage of the RTS instruction please refer to instructions for the CALL instruction.




- The function of this instruction is similar to RTS. Nevertheless, RTS is used to end the execution of sub program, and RTI is used to end the execution of interrupt service program. Please refer to the explanation of RTS instruction.
- A RTI instruction can be shared by more than one interrupt service program. The usage is the same as the sharing of an RTS by many subroutines. Please refer to the explanation of CALL instruction.
- The difference between interrupts and call is that the sub program name (LBL) of a call is defined by user, and the label name and its call instruction are included in the main program or other sub program. Therefore, when PLC performs the CALL instruction and the input "EN"=1 or "EN↑" ( instruction) changes from 0→1, the PLC will call (execute) this sub program. For the execution of interrupt service program, it is directly used with hardware signals to interrupt CPU to pause the other less important works, and then to perform the interrupt service program corresponding to the hardware signal (we call it the calling of interrupt service program). In comparing to the call instruction that need to be scanned to execute, the interrupt is a more real time in response to the event of the outside world. In addition, the interrupt service program cannot be called by label name; therefore we preserve the special "reserved words" label name to correspond to the various interrupts offered by PLC (check FUN65 explanation for details). For example, the reserved word X0+I is assigned to the interrupt is occurred (X0: ), the PLC will pause the other lower priority program and jump to the subroutine address which labeled as X0+I to execute the program immediately.
- If there is a interrupt occurred while CPU is handling the higher priority (such as hardware high speed counter interrupt) or same priority interrupt program (please refer to Chapter 10 for priority levels), the PLC will not execute the interrupt program for this interrupt until all the higher priority programs were finished.
- If the RTI instruction cannot be reached and performed in the interrupt service routine, may cause a serious CPU shut down. Consequently, no matter how you control the flow of program, it must be assured that the RTI instruction will be executed in any interrupt service program.
- For the detailed explanation and example for the usage of interrupts, please refer to Chapter 10 for explanation.




- This instruction has no input control, is connected directly to the power line, and cannot be in series with any conditions.
- The programs within the FOR and NEXT instructions form a program loop (the start of the loop program is the next instruction after FOR, and the last is the instruction before NEXT). When PLC executes the FOR instruction, it first records the N value after that instruction (loop execution number), then for N times successively execution from start to last of the programs in the loop. Then it jumps out of the loop, and continues executes the instruction immediately after the NEXT instruction.
- The loop can have a nested structure, i.e. the loop includes other loops, like an onion. 1 loop is called a level, and there can be a maximum of 5 levels. The FOR and NEXT instructions must be used in pairs. The first FOR instruction and the last NEXT instruction are the outermost (first) level of a nested loop. The second FOR instruction and the second last NEXT instruction are the second level, the last FOR instruction and the first NEXT instruction form the loop's innermost level.



- In the example in the diagram at left, loop ① will be executed 4 ×3 ×2 = 24 times, loop ② will be executed 3 ×2 = 6 times, and loop ③ will be executed 2 times.
- If there is a FOR instruction and no corresponding NEXT instruction, or the FOR and NEXT instructions in the nested loop have not been used in pairs, or the sequence of FOR and NEXT has been misplaced, then a syntax error will be generated and this program may not be executed.
- In the loop, the JMP instruction may be used to jump out of the loop. However, care must be taken that once the loop has been entered (and executed to the FOR instruction), no matter how the program flow jumps, it must be able to reach the NEXT instruction before reaching the END instruction or the bottom of the program. Otherwise FBs-PLC will halt the operation and show an error message.
- The effective range of N is 1~16383 times. Beyond this range FBs-PLC will treat it as 1. Care should be taken , if the amount of N is too large and the loop program is too big, a WDT may occur.





- For normal PLC scan cycle, the CPU gets the entire input signals before the program is executed, and then perform the executing of program based on the fresh input signals. After finished the program execution the CPU will update all the output signals according to the result of program execution. Only after the complete scan has been finished will all the output results be transferred all at once to the output. Thus for the input event to output responses, there will be a delay of at least 1 scan time (maximum of 2 scan time). With this instruction, the input signals or output signals specified by this instruction can be immediately refresh to get the faster input to output response without the limitation imposed by the scan method.
- When refresh control "EN" = 1 or "EN ↑" ( instruction) has a transition from 1 to 0, then the status of N input points or output points (D~D+N-1) will be refreshed.
- The I/O points for FBs-PLC's immediate I/O are only limited to I/O points on the main unit. The table below shows permissible I/O numbers for 20, 32, 40 and 60 point main units:

Main-unit type Permissible numbers	20 points	32 points	40 points	60 points
Input signals	X0~X11	X0~X19	X0~X23	X0~X35
Output signals	Y0~Y7	Y0~Y11	Y0~Y15	Y0~Y23

- If the intended refresh I/O signals of this instruction is beyond the range of I/O points specified on above table then PLC will be unable to operate and the M1931 error flag will be set to 1. (for example, if in a program, D=X11, N=10, which means X11 to X20 are to be immediately retrieved. Supposing the main unit is FBs-32MA, then its biggest input point is X19, and clearly X20 has already exceeded the main unit's input point number so under such case M1931 error flag will be set to 1).
- With this instruction, PLC can immediately refresh input/output signals. However, the delay of the hardware or the software filter impose on the I/O signals still exist. Please pay attention on this.


FUN 76 D	
TKEY	

DECIMAL- KEY INPUT

FUN 76 D TKEY

FKEY						-			-						TKE
		Lad	der sy	/mbol	l			11	N : Ke	y input	point				
		∟76D		(—	-			C	) : reg	ister s	toring	key-in	nume	rals	
Input control –	-EN—	IN :			- KPF	R—Keyi	n action	ĸ	(L: stai	rting co	oil to re	eflect t	he inp	ut stati	JS
		D						C ir	-			vith V olicatio		P0~P9	to ser
		KL :								addro		mouto			
Range	Х	Y	Μ	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR
, i tungo	X0	Y0	M0	S0	WY0	WM0	WS0	Т0	C0	R0	R3904	R3968	R5000	D0	V × Z
Ope-															
rand	X240	Y240	M1896	S984	WY240	WM1896	WS984	T255	C255	R3839	R3967	R4167	R8071	D4095	P0~P9
IN	0														
D					0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	<b>O*</b>	○*	$\bigcirc$	0
KL		-	-						1				1		


- This instruction has designated 10 input points IN~IN+9 (IN0~IN9) to one decimal number entry (IN->0, IN+1->1...). According to the key-in sequence (ON) of these input points, it is possible to enter 4 or 8 decimal numbers into the registers specified by D.
- When input control "EN" = 1, this instruction will monitor the 10 input points starting from IN and put the corresponding number into D register while the key were depressed. It will wait until the input point has released, then monitor the next "ON" input point, and shift in the new number into D register (high digit is older than low digit ) . For the 16-bit operand, D register can store up to 4 digits, and for the 32-bit operand 8 digits may be stored. When the key numbers full fill the D register, new key-in number will kick out the oldest key number of the D register. The key-in status of the 10 input points starting from IN will be recorded on the 10 corresponding coil starting from KL. These coils will set to 1 while the corresponding key is depressed and remain unchanged even if the corresponding key is released. Until other key is depressed then it will return to zero. As long as any input point is depressed (ON), then the key-in flag KPR will set to 1. Only one of IN0~IN9 key can be depressed at the same time. If more than one is pressed, then the first one is the only one taken. Below is a schematic diagram of the function with 16-bit operand.



• When input control "EN" = 0, this instruction will not be executed. KPR output and KL coil status will be 0. However, the numerical values of D register will remain unchanged.




• The instruction at left represents the input point X0 with the number "0", X1 is represented by 1, ..., M0 records the action of X0, M1 records the action of X1 ..., and the input numerical values are stored in the R0 register.




FUN 77 D HKEY						HEX	KEY II	NPUT	-						FUN <sup>-</sup> HKI	
		La	dder s	symb	ol											
		-77	D.HK	=Y					I	N : Sta	arting o	of digit	al inpu	it for ke	ey scar	ו
Execution contro	I— EN -			-	- <b>-</b> -	IKP — Nu	mber ke	y pres	6				al outp points)		multipl	exing
		01	Г:						Ľ	) : Re	gister	to stor	e key-	in num	nbers	
		D			⊢⊢₽	KP — Fu	nction ke	ev pres	s k	(L : Sta	arting r	elay fo	or key	status		
								<i>y</i> proc		VR: W	orking	regist	er, it c	an't re	peat in	use
		KL													-P9 to s	serve
		WF	۲:						i	ndirect	addre	essing	applica	ation		
Rang	e X	Y	Μ	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
	X0	Y0	M0	S0	WY0	WM0	WS0	Т0	C0	R0	R3904	R3968	R5000	D0	V 、 Z	
Ope-	X240	1			140/040	WM1896	14/0004	T255	0055		D0007		0074	D4095		
IN	<u></u>	1240	IVI 1690	5904	VV 1240	VVIVI 1690	VV 5964	1200	0255	K3039	K3907	R4107	R007 I	D4095	P0~P9	
OT		0														
D													$\bigcirc$	$\bigcirc$		
KL		$\bigcirc$	$\bigcirc$	$\bigcirc$												
WR										$\bigcirc$			0*	0		


- The numeric (0~9) key function of this instruction is similar as for the TKEY instruction. The hardware connection for TKEY and HKEY is different. For TKEY instruction each key have one input point to connect, while HKEY use 4 input points and 4 output points to form a 4x4 multiplex 16 key input. 4x4 means that there can be 16 input keys, so in addition to the 10 numeric keys, the other 6 keys can be used as function keys (just like the usual discrete input). The actions of the numeric keys and the function keys are independent and have no effect on each other.
- When execution control "EN" = 1, this instruction will scan the numeric keys and function keys in the matrix formed by the 4 input points starting from IN and the 4 output points starting from OT. For the function of the numeric keys and "NKP" output please refer to the TKEY instruction. The function keys maintain the key-in status of the A~F keys in the last 6 relays specified by KL (the first 10 store the key-in status of the numeric keys). If any one of the A~F keys is depressed, FKP (FO1) will set to 1. The OT output points for this instruction must be transistor outputs.
- The biggest number for a 16-bit operand is 4 digits (9999), and for 32-bit operand is 8 digits (99999999). However, there are only 6 function keys (A~F), no matter whether it is a 16-bit or 32-bit operand.




in R1R0. The input status of the function


keys is stored in M10(A)~M15(F).









- In this example, when X10 is 1, then the numeric value of the thumb wheel switch (5678 in this example) will be read out and stored into the R0 register.
- The bits (8,4,2,1) with same digit should be connect together and series with a diode (as shown in diagram below).
- With 32-bit operand a set of similar thumb wheel switch may be added to X4~X7 (Y0~Y3 are shared with another group).



FUN 79 D 7SGDL				7-9	SEGM	ENT (	DUTF	VUT W	ITH L	атсн					IN 79 D SGDL
Execution control-	— E1	-79 - S 0 N	9D.7S( ; ; ;	symbol GDL	DN-	<ul> <li>S : Register storing the data (BCD) to be displayed</li> <li>OT : Starting number of scanning output</li> <li>N : Specify signal output and polarity of WR : Working register, it can't repeat in us</li> <li>S may combine with V ≤ Z ≤ P0~P9 to se indirect addressing application</li> </ul>								ut of latch n use	
Range	Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope-	Y0   '240	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit number	V \ Z P0~P9
S			0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	0	0	$\bigcirc$
OT	0														
N														0~3	

- When input control "EN" = 1, the 4 nibbles of the S register, from digit 0 to digit 3, are sequentially sent out to the 4 output points, OT0~OT3. While output the digit data, the latch signal of that digit (OT4 corresponds to digit 0, OT5 corresponds to digit 1, etc...) at the same time is also sent out so that the digital value will be loaded and latched into the 7-segment display respectively.
- When in D (32-bit) instruction, nibbles 0~3 from the S register, and nibbles 0~3 from the S+1 register are transferred separately to OT0~OT3 and OT8~OT11. Because they are transferred at the same time, they can use the same latch signal. 16-bit instructions do not use OT8~OT11.
- As long as "EN" remains 1, PLC will execute the transfer cyclically. After each transfer of a complete group of numerical values (nibbles 0~3 or 0~7), the output completed flag "DN" will set to 1. However, it will only be kept for 1 scan.






• In the diagram above, CD4511 is used as an example. If use NPN output, the data input polarity is different to PLC, and its latch input polarity is the same as PLC, so N value should chosen as 2.

FUN 80 MUXI					MUL	TIPLE	EX IN	PUT						FUN MU	
Execution contro	I— EN -	Г <sup>80.</sup>			— DN — I	Executi	on con	npleted	OT: N: D: Dma	Multipl must t Multipl Regist ay com	ex out be trans ex inpu er for s ibine w	ut point put poin sistor o ut lines storing vith V, 2 upplicat	nt nur output (2~8) result Z, P0~	nber point) )	serve
Range	X	Y	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	K	XR	
i tange	X0	Y0	WY0	WM0	WS0	Т0	C0	R0	R3904	R3968	R5000	D0	2	V · Z	
Ope- rand	X240	 Y240	 WY240	 WM1896	WS984	 T255	 C255	 R3839	 R3967	 R4167	 R8071	 D4095	 8	P0~P0	
IN	0														
OT		$\bigcirc$													
N													$\bigcirc$		
D			$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	<b>*</b>	<b>*</b>	$\bigcirc$		$\bigcirc$	

- (IN0~IN7) starting from the input point specified by IN. With this method we can obtain 8×N input status, but only need to use 8 input points and N output points.
  The multiplex scanning method goes through N output points starting from the OT output point. Each scan one of the N bits will set to 1 and the corresponding line will be selected. OT0 responsible for first line, while OT1
- of the N bits will set to 1 and the corresponding line will be selected. OT0 responsible for first line, while OT1 responsible for second line, etc. Until it read all the N lines the 8xN status that has been read out is then stored into the register starting at D, and the execution completed flag "DN" is set as 1 (but is only kept for one scanning period).
- With every scan, this instruction retrieves a line for 8 input status, so N lines require N scan cycles before they can be completed.




FUN 81 PLSC						PUL	SE O	UTP	UT					F	UN 81 D PLSO
			Ladd	er syn	nbol										
		— EN — -PAU—	-81D.F MD : Fr : PC : UY:ol DY:ol	PLSO- r CK r DR		DUT— C DN — C ERR— E	output	0	eted	Fr PC UY DY HO CK DR	: Pulse : Outp : Up p : Dowr : Cum (Ca : Pulse : Up/D	n pulse ulative in be n e outpu	ency e coun utput po output output ot assi ut point utput p	t pint (MD= t point (N pulse re	1D=0). gister.
1		Y	WX	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	K	
	Rang Ope- rand	ge Yn of Main Unit	WX0	WY0	WM0         	WS0	Т0 	C0 	R0 	R3904	R3968	R5000	D0 	16/32-bi +/- numbe	-
	MD													0~1	
	Fr		$\bigcirc$	0	0	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	0	0	0	8~2000	
_	PC		$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	
-	UY , CK	<u> </u>													
-	DY , DR			$\cap$			$\sim$	$\sim$	0		<b>^</b> *	*	0		
	HO			U	$\bigcirc$	$\cup$	$\cup$	$\cup$	0	0	○*	0	0		
	ien MD=( ienever t	,		•		•					0	et actio	on, whi	ch is to	clear the

- Whenever the output control "EN" changes from 0→1, it first performs the reset action, which is to clear the output flag "OUT" and "DN" as well as the pulse out register HO to be 0. It gets the pulse frequency and output pulse count values, and reads status of up and down direction "U/D", so as to determine the direction to be upward or downward. As the reset finished, this instruction will check the input status of pause output "PAU". No action will be taken if the pause output is 1 (output pause). If the PAU is 0, it will start to output the ON/OFF pulse with 50% duty at the frequency Fr to the UY(U/D=1) or DY(U/D=0) point. It will increment the value of HO register each time when a pulse is output, and will stop the output when HO register's pulse count is equal to or greater than the cumulative pulse count of PC register and set the output complete flag "DN" to 1. During the time when output pulse is transmitting the output transmitting flag "OUT" will be set to 1, otherwise it will be 0.
- Once it starts to transmit pulse, the output control "EN" should kept to 1. If it is changed to 0, it will stop the pulse sending (output point become OFF) and the flag "OUT" changes back to 0, but the other status or data will keep unchanged. However, when its "EN" changes again from 0 to 1, it will lead to a reset action and treat as a new start; the entire procedure will be restarted again.
- If you want to pause the pulse output and not to restart the entire procedure, the 'pause output' "PAU" input can be used to pause it. When "PAU" =1, this instruction will pause the pulse transmitting (output point is OFF, flag "OUT" change back to 0 and the other status or data keeps unchanged). As it waits until the "PAU" changes back from 1 to 0, this instruction will return to the status before it is paused and continues the pulse transmitting output.
- During the pulse transmission, this instruction will keep monitoring the value of pulse frequency Fr and output pulse count PC. Therefore, as long as the pulse output is not finished, it may allow the changing of the pulse frequency and pulse count. However, the up/down direction "U/D" status will be got only once when it takes the reset action ("EN" changes from 0→1), and will keep the status until the pulse output completed or another reset occur. That is to say, except that at the very moment of reset, the change of "U/D" does not influence the operation of this instruction.
- The main purpose of this instruction is to drive the stepping motor with the UY (upward) and DY (downward) two directional pulses control, so as to help you control the forward or reverse rotating of stepping motor. Nevertheless, if you need only single direction revolving, you can assign just one of the UY or DY (which will save one output point), and leaving the other output blank. In such case, the instruction will ignore the up/down input status of "U/D", and the output pulse will send to the output point you assigned.

FUN 81 PLSO	PULSE OUTPUT	FUN 81 PLSO
----------------	--------------	----------------

- When MD=1, the pulse output will reflect on the control output DIR (pulse direction. DIR=1, up; DIR=0, down) and CK (pulse output).
- This instruction can only be used once, and UY (CK) and DY (DR) must be transistor output point on the PLC main unit.
- The effective range of output pulse count PC for 16 bit operand is 0~32767. For the 32 bit operand( instruction), it is 0~2147483647. If the PC value = 0, it is treated as infinite pulse count, and this instruction will transmit pulses without end with HO value and "DN" flag set at 0 all the time. The effective range of pulse frequency (Fr) is 8~2000. If the value PC or Fr exceeds the range, this instruction will not be carried out and the error flag "ERR" will set to 1.



UN 82 PWM				PUL	SE WI	DTH	MOE	OULAT	ION					FUN PW
Execution	n control—EN To : Ladder symbol 82.PWM To : ERR—Error flag Tp : Ladder symbol To : Pulse ON width (0~32767mS) Tp : Pulse period (1~32676mS) OT : OT : Pulse output point													
Rar	ae Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K
Ope- rand	Yn of main unit	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	0   32767
То		0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	$\bigcirc$
Tn		$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
Тр														

• When execution control "EN" = 1, will send the pulse to output point OT with the "ON" state for To ms and period as Tp. OT must be a transistor output point on the main unit. When "EN" is 0, the output point will be OFF.



- The units for Tp and To are mS, resolution is 1 mS. The minimum value for To is 0 (under such case the output point OT will always be OFF), and its maximum value is the same as Tp (under such case the output point OT will always be on). If To > Tp there will be an error, this instruction will not be carried out, and the error flag "ERR" will set to 1.
- This instruction can only be used once.


FUN 83 SPD					SPE	ED D	)ETE	стю	N					F	FUN 83 SPD
Detection con	trol—El	۲ <sup>83.</sup>	:	<u>ymbol</u>	— OVF	— Ov	erflow		TI : Sa (u	ampline Inits in	g durat mS)		speed ts	detecti	on
Rar	nge X	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	
Ope- rand	X0         	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839			R3968   R4167		D0   D4095	1   32767	
S	0														
TI		0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
D			$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	○*	<b>O*</b>	$\bigcirc$		

- This instruction uses the interrupt feature of the 8 high speed input points (X0~X7) on the PLC main unit to detect the frequency of the input signal. Within a specific sampling time (TI), it will calculate the input pulse count for S input point, and indirectly find the revolution speed of rotating devices (such as motors).
- While use this instruction to detect the rotating speed of devices, The application should design to generate more pulse per revolution in order to get better result, but the sum of input frequency of all detected signals should under 5KHz, otherwise the WDT may occur.
- The D register for storing results uses 3 successive 16-bit registers starting from D (D0~D2). Besides D0 which is used to store counting results, D1 and D2 are used to store current counting values and sampling duration.
- When detection control "EN" = 1, it starts to calculate the pulse count for the S input point, which can be shown in D1 register. Meanwhile the sampling timer (D2) is switched on and keeps counting until the value of D2 is reach to the sampling period (TI). The final counted value is stored into the D0 register, and then a new counting cycle is started again. The sampling counting will go on repeating until "EN" = 0.
- Because D0 only has 16 bits, so the maximum count is 32767. If the sampling period is too long or the input pulse is too fast then the counted value may exceed 32767, under that case the overflow flag will set to 1, and the counting action will stop.
- Because the sampling period TI is already known and if every revolution of attached rotating device produces "n" pulses, then the following equation can be used to get the revolution

speed : N = 
$$\frac{(D0) \times 60}{n \times TI} \times 10^3$$
 (rpm)  
  
X20  
  
X20  
  
S : X 0  
TI : 1000  
D : R 0

 In the above example, if every revolution of the rotating device produces 20 pulses (n = 20), and the R0 value is 200, then the revolution per minute speed "N" is as

follows : 
$$N = \frac{(200) \times 60}{60 \times 1000} \times 10^3 = 200 \text{ rpm}$$



FUN 84 TDSP	PAT	TERN CO	NVE	RSIO	N FO	R 16/7	7-SEGME	ENT DISF	PLAY	FUN 84 TDSP
	Lado	der symbo	4							
		DSP				Md	: Mode se	election		
Execution contro						<b>S</b> :	Starting a	ddress of I	begin converted	characters
	S S						: Start of c		0	
						NI :	Lenath of	f character		
Input contro							•		store the convert	ted pattern
	N∟	•					•		pined with V, Z, F	•
Input contro		•						ndirect ad		
						ieg			aressing	
			HR	OR	ROR	DR	К	XR		
		Range	R0	R3904		D0		V · Z		
		Operand	R3830	 R3967	 R8071	 D4095	16/32 bit	P0~P9		
		Md	10000	10307	10071	D-1035	0~1	1010		
		S	0	0	0	0	0	0		
		Ns	0	0	$\bigcirc$	$\bigcirc$	0			
		NI	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0			
		D	$\bigcirc$	$\bigcirc$	<b>O*</b>	$\bigcirc$				
<ul> <li>This ins</li> </ul>	truction is use	ed for FB	s-7SG	31/FBs	-7SG2	2 mod	lule's ap	olication.	It can convert	the source
alphanur	neric characters	s into displa	ay pat	terns	suited	for 16	segment	encoded	mode display or	perform the
leading z	ero substitution	of the pack	ed B	CD nu	mber f	for non	-decoded	mode 7 se	egment display.	
									0	
When example	ecution control	"EN" = 1	, and	input	"OF	F" = 0	, input "C	N" = 0, if	Md = 0, this in	struction will

● When execution control "EN" = 1, and input "OFF" = 0, input "ON" = 0, if Md = 0, this instruction will perform the display pattern conversion, where S is the starting address storing the begin converted characters, Ns is the pointer to locate the starting address character, NI tells the length of begin converted characters, and D is the starting address to store the converted result.

Byte 0 of S is the "1st" displaying character, byte 1 of S is the 2nd displaying character,.....


Ns is the pointer to tell where the start character is.


NI is the character quantity for conversion.

After execution, each 8-bit character of the source will be converted into the corresponding 16-bit display pattern.

- When input "OFF" = 1, all bits of display pattern will be 'off' if Md = 0. if Md=1, all BCD codes will be substituted by blank code(0F)
- When input "ON" = 1,all bits of display pattern will be 'on' if Md = 0. if Md = 1, all BCD codes will be substituted by code 8(all light).
- Please refer Chapter 16 "FBs-7SG display module" for more detail description.

16-Segment display patterns shown as below :





FUN 86	
TPCTL	

# PID TEMPERATURE CONTROL INSTRUCTION

FUN 86 TPCTL

PVn : Process variable at time "n"

PVn\_1: Process variable when loop was last solved

En: Error at time "n" ; E= SP – PVn

Ts: Solution interval for PID calculation (Valid value are 10, 20, 40, 80,160, 320; the unit is in 0.1Sec)

#### PID Parameter Adjustment Guide

- As the gain (Kc) adjustment getting larger, the larger the proportional contribution to the output. This can
  obtain a sensitive and rapid control reaction. However, when the gain is too large, it may cause oscillation.
  Do the best to adjust "Kc" larger (but not to the extent of making oscillation), which could increase the
  process reaction and reduce the steady state error.
- Integral item may be used to eliminate the steady state error. The larger the number (Ti, integral tuning constant), the larger the integral contribution to the output. When there is steady state error, adjust the "Ti" larger to decrease the error.

When the "Ti" = 0, the integral item makes no contribution to the output.

For exam., if the reset time is 6 minutes, Ti=100/6=17 ; if the integral time is 5 minutes, Ti=100/5=20.

Derivative item may be used to make the process smoother and not too over shoot. The larger the number (Td, derivative tuning constant), the larger the derivative contribution to the output. When there is too over shoot, adjust the "Td" larger to decrease the amount of over shoot. When the "Td" = 0, the derivative item makes no contribution to the output.

For exa, if the rate time is 1 minute, then the Td = 100; if the differential time is 2 minute, then the Td = 200.

- Properly adjust the PID parameters can obtain an excellent result for temperature control.
- The default solution interval for PID calculation is 4 seconds (Ts=40)
- The default of gain value (Kc) is 110, where Pb=1000/110x0.1% = 0.91%; the system full range is 1638°, it means 1638x0.91 = 14.8° to enter proportional band control.
- The default of integral tuning constant is 17, it means the reset time is 6 minutes (Ti=100/6=17).
- The default of derivative tuning constant is 50, it means the rate time is 0.5 minutes (Td=50).
- When changing the PID solution interval, it may tune the parameters Kc, Ti, Td again.


#### Instruction guide

- FUN86 will be enabled after reading all temperature channels.
- When execution control "EN" = 1, it depends on the input status of H/C for PID operation to make heating (H/C=1) or cooling (H/C=0) control. The current values of measured temperature are through the multiplexing temperature module ; the set points of desired temperature are stored in the registers starting from Sv. With the calculation of software PID expression, it will respond the error with an output signal according to the setting of set point, the error's integral and the rate of change of the process variable. Convert the output of PID calculation to be the time proportional on/off (PWM) output, and via transistor output to control the SSR for heating or cooling process; where there is a good performance and very low cost solution. It may also apply the output of PID calculation (stored in registers starting from OR), by way of D/A analog output module, to control SCR or proportional valve, so as to get more precise process control.
- When the setting of Sn, Zn (0 ≤ Sn ≤ 31 and 1 ≤ Zn ≤ 32, as well as 1 ≤ Sn + Zn ≤ 32) comes error, this instruction will not be executed and the instruction output "ERR" will be ON.


This instruction compares the current value with the set point to check whether the current temperature falls within deviation range (stored in register starting from Os). If it falls in the deviation range, it will set the in-zone bit of that point to be ON; if not, clear the in-zone bit of that point to be OFF, and make instruction output "ALM" to be ON.

		0
FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 86 TPCTL
point o values will set	mean time, this instruction will also check whether highest temperature warning (the regist of highest temperature warning is R4008). When successively scanning for ten time of measured temperature are all higher than or equal to the highest warning set point, to be ON and instruction output "ALM" will be on. This can avoid the safety problem ature out of control, in case the SSR or heating circuit becomes short.	es the current the warning bit
or the registe desired	struction can also detect the unable to heat problem resulting from the SSR or heating ci obsolete heating band. When output of temperature control turns to be large power r) successively in a certain time (set in R4007 register), and can not make current tem d range, the warning bit will set to be ON and instruction output "ALM" will be ON.	(set in R4006 operature fall in
ד v ii	tarting of working register for this instruction. It takes 9 registers and can't be repeated in The content of the two registers WR+0 and WR+1 indicating that whether the current tem within the deviation range (stored in registers starting from Os). If it falls in the deviation n-zone bit of that point will be set ON; if not, the in-zone bit of that point will be cleared Ol it definition of WR+0 explained as follows:	perature falls range, the
	Bit0=1, it represents that the temperature of the Sn+0 point is in-zone Bit15=1, it represents that the temperature of the Sn+15 point is in-zone.	
BI	t definition of WR+1 explained as follows: Bit0=1, it represents that the temperature of the Sn+16 point is in-zone… Bit15=1, it represents that the temperature of Sn+31 point is in-zone.	
V V	The content of the two registers WR+2 and WR+3 are the warning bit registers, they whether there exists the highest temperature warning or heating circuit opened.	indicate that
	it definition of WR+2 explained as follows: Bit0=1, it means that there exists the highest warning or heating circuit opened at the Sr Bit15=1, it means that there exists the highest warning or heating circuit opened at the S	-
B	it definition of WR+11 explained as follows:	
F	Bit0=1, it means that there exists the highest warning or heating circuit opened at the Sr Bit15=1, it means that there exists the highest warning or heating circuit opened at the Registers of WR+4 $\sim$ WR+8 are used by this instruction.	
● It need	s separate instructions to perform the heating or cooling control.	
Specific re	gisters related to FUN86	
● R4005	The content of Low Byte to define the solution interval between PID calculation =0, perform the PID calculation every 1 seconds.	
	<ul><li>=1, perform the PID calculation every 2 seconds.</li><li>=2, perform the PID calculation every 4 seconds. (System default)</li></ul>	
	=3, perform the PID calculation every 8 seconds. (System default)	
	=4, perform the PID calculation every 16 seconds.	
	≥5, perform the PID calculation every 32 second.	
:	The content of High Byte to define the cycle time of PID ON/OFF (PWM) output.	
	=0 · PWM cycle time is 1 seconds.	
	<ul><li>=1 , PWM cycle time is 2 seconds. (System default)</li><li>=2 , PWM cycle time is 4 seconds.</li></ul>	
	=3 , PWM cycle time is 8 seconds.	
	=4 , PWM cycle time is 16 seconds.	
	$\geq$ 5 · PWM cycle time is 32 second.	
wher Note 2: The	n changing the value of R4005, the execution control "EN" of FUN86 must be set at 0. In execution control "EN" =1, it will base on the latest set point to perform the PID calculat smaller the cycle time of PWM, the more even can it perform the heating. However, th is PLC scan time will also become greater. For the best control, it can base on the sca	ion. e error caused
-	just the solution interval of PID calculation and the PWM cycle time.	

FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 8 TPCT
● R4006:	The setting point of large power output detection for SSR or heating circuit opened, or obsolete. The unit is in % and the setting range falls in $80 \sim 100(\%)$ ; system default is	•
● R4007:	The setting time to detect the continuing duration of large power output while SSR or h opened, or heating band obsolete. The unit is in second and the setting range falls i (seconds); system default is 600 (seconds).	-
● R4008:	The setting point of highest temperature warning for SSR, or heating circuit short det unit is in 0.1 degree and the setting range falls in $100 \sim 65535$ ; system default is $3500^{\circ}$ ).	
● R4012:	Each bit of R4012 to tell the need of PID temperature control. Bit0=1 means that 1 <sup>st</sup> point needs PID temperature control. Bit1=1 means that 2 <sup>nd</sup> point needs PID temperature control.	
	<ul> <li>Bit15=1 means that 16<sup>th</sup> point needs PID temperature control.</li> <li>(The default of R4012 is FFFFH)</li> </ul>	
● R4013:	Each bit of R4013 to tell the need of PID temperature control. Bit0=1 means that 17 <sup>th</sup> point needs PID temperature control. Bit1=1 means that 18 <sup>th</sup> point needs PID temperature control.	
	Bit15=1 means that 32 <sup>th</sup> point needs PID temperature control. (The default of R4013 is FFFFH)	
bit of F	execution control "EN"=1 and the corresponding bit of PID control of that point is ON (co 24012 or R4013 must be 1), the FUN86 instruction will perform the PID operation and re tion with the output signal.	-
	execution control "EN"=1 and the corresponding bit of PID control of that point is OFF (co 24012 or R4013 must be 0), the FUN86 will not perform the PID operation and the outpur OFF.	-
	der program may control the corresponding bit of R4012 and R4013 to tell the FUN86 perform the PID control, and it needs only one FUN86 instruction.	to perform




• On delay de-energizing timer:



NUP


 The output Y0 of this timer is usually energized. When this timer's input control X0 is on, only after delay by 10 sec will the output become de-energized (OFF).

Y0 become energized (ON).



FUN 90 P WDT	WATCHDOG TIMER	FUN 90 P WDT
Execution contr	Ladder symbol         90P.       N : The watchdog time. The range of N is 5         n − EN↑       WDT       N	5~120, unit


- When execution control "EN" = 1 or "EN ↑" ( p instruction) transition from 0 to 1, will set the watchdog time to Nx10ms. If the scan time exceeds this preset time, PLC will shut down and not execute the application program.
- The WDT feature is designed mainly as a safety consideration from the system view for the application. For example, if the CPU of PLC is suddenly damaged, and there is no way to execute the program or refresh I/O, then after the WDT time expired, the WDT will automatically switch off all the I/Os, so as to ensure safety. In certain applications, if the scan time is too long, it may cause safety problems or problems of non-conformance with control requirements. This instruction can used to establish the limitation of the scan time that you require.
- Once the WDT time has been set it will always be kept, and there is no need to set it again on each scan. Therefore, in practice this instruction should use the **P** instruction.
- Default WDT time is 0.25 sec.
- For the operation principles of WDT please refer to the RSWDT(FUN 91) instruction.



- When execution control "EN" = 1 or "EN ↑ " ( P instruction), the WDT timer will be reset (i.e. WDT will start timing again from 0).
- The functions of WDT have already been described in FUN90 (WDT instruction). The operation principles of watch dog timer are as follows:


The watchdog timer is normally implemented by a hardware one-shot timer (it can not be software, otherwise if CPU fail, the timer becomes ineffective, and safeguards are quite impossible). "One-shot" means that after triggered the timer once, the timing value will immediately be reset to 0 and timing will restart. If WDT has begun timing, and never triggered it again, then the WDT timing value will continue accumulating until it reach the preset value of N, at that time WDT will be activated, and PLC will be shut down. If trigger the WDT once every time before the WDT time N has been reached, then WDT will never be activated. PLC can use this feature to ensure the safety of the system. Each time when PLC enters into system housekeeping after finished the program scanning and I/O refresh, it will usually trigger WDT once, so if the system functions normally and scan time does not exceed WDT time then WDT is never activated. However, if CPU is damaged and unable to trigger WDT, or the scan time is too long, then there will not be enough time to trigger WDT within the period N, WDT will be activated and will shut off PLC.

 In some applications, when you set the WDT time (FUN90) to desire, the scan time of your program in certain situations may temporarily exceed the preset time of WDT. This situation can be anticipated and allowed for, and you naturally do not wish PLC to shut down for this reason. You can use this instruction to trigger WDT once and avoid the activation of WDT. This is the main purpose of this instruction.




- When access control "EN" =1 or "EN ↑" ( instruction) changes from 0→1, will gets the CV value of HSC designated by CN from ASIC and puts into the HSC corresponding CV register (i.e. the CV of HSC0 will be read and put into DR4096 or the CV of HSC1 will be read and put into DR4090.
- Although the PV within ASIC has a corresponding PV register in CPU, but it is not necessary to access it (actually it can't be) for that the PV value within ASIC comes from the PV register in CPU.
- HSTA is a timer, which use 0.1ms as its time base. The content of CV represents elapse time counting at 0.1mS tick.
- For detailed applications, please refer to Chapter 10 "The high speed counter and high speed timer of FBs-PLC".

FUN 93 P HSCTW HARDWARE HIGH SPEED COUNTER CURRENT VALUE AND PRESET VALUE WRITING FUN 93 P HSCTW



- Please refer first to FUN92 for the relation between the CV or PV value of HSC0~HSC3 and HSTA within ASIC and their corresponding CV and PV registers in CPU.
- When write control "EN"=1 or "EN↑" ( instruction) changes from 0→1, it writes the content of CV or PV register of high speed counter designed by CN of CPU, to the corresponding CV or PV of HSC within ASIC.
- It is quit often to set the PV value for most application program, When the count value reaches the preset value, the counter will send out interrupt signal immediately. By way of the interrupt service program, you can implement different kinds of precision counting or positioning control.
- When there is an interrupt of power supply for FBs-PLC, the values of current value registers CV of HSC0~ HSC3 within ASIC will be read out and wrote into the HSC0~HSC3 CV registers (with power retentive function) of CPU automatically. When power comes up, these CV values will be restored to ASIC. However, if your application demands that when power is on, the values should be cleared to 0 or begin counting from a certain value, then you have to use this instruction to write in the CV value for HSC in ASIC.
- When write a non-zero value into the PV register of HSTA will cause the HSTAI interrupt subroutine to be executed for every PV × 0.1ms.
- For detailed applications, please refer Chapter 10 "The high speed counter and high speed timer of FBs-PLC".



- As the program in the left diagram, when M0 changes from 0→1, it clears the current value of HSC0 to 0, and writes into ASIC hardware through FUN93.
- When M0 is 0, it reads out the current counting value.
- When M1 changes from 0→1, it moves DR500 to DR4098, and writes the preset value into ASIC hardware through FUN93.
- Whenever the current value equals to the DR500, The HSC0I interrupt sub program will be executed.

FUN 94 ASCWR					A	SCII \	NRIT	E								FUN 94 ASCWR
		Ladder	symb	ol												
Output control	—en↑-	94D.AS MD: S::	SCWR		CT— Act	ting		M	=(	itput n ), outp hers, i	ut to d				-	
Pause control -	– PAU–	Pt :		— — EI	RR— Err	or		S	: Sta	rting r	egiste	er of f	file o	lata.		
Abort output -	— ABT —			[	DN — Ou	itput co	mplete		ins	-	lt tak	en u	p 8	regis	ster	instruction s and can't am.
	<u></u>	1.00	1407				075						_			1
	Range Ope-	WX0	WY WY0	WM WMO	WS WS0	TMR           T0	C0	HR R0		OR R3904			00	DR D0 	К 0 	
	rand ∖ MD	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R807	71 D	4095	1	
	S	0	0	0	0	$\bigcirc$	0	0	0	0	0	0		0	0	
	Pt		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0		$\bigcirc$	○*	*	k	$\bigcirc$		
	/ID=0 and ommunica	-	contro	I "EN ↑ "	' change	es from		I, it tra	ansmi	s the	ASCII	data		0	starl	ting from S
to the c S file d explana directly (the det	ommunica ata can be ation of ch by chang tails descr to 1. If th	ation point e edited mapter 1 e the va ibed in t	contro rt 1 (Po I with t I5 "AS alue of chapte	I "EN ↑ " ort1), un the prog CII func <sup>5</sup> data re er 15), ot	' change til reach ramming tion app gisters.	es from end o g softv plicatio Howe e, this i	f file. vare F vn".). I ver, th nstruc	PROL/ If neco ne edir ation w	ADDE essary ted da <i>v</i> ill hal	R or V / the i ita mu t the ti	VinPro user c st be ransm	olado can a follov issio	a wh der also w th n ar	(plea: edit ne AS	se r the SCII	ting from S refer to the ASCII file file format e error flag d and "DN"
<ul> <li>to the c</li> <li>S file diexplana directly (the def "ERR" tis set to</li> <li>The con instruct During</li> </ul>	ommunica ata can be ation of ch by chang tails descr to 1. If th to 1. ntrol input ion starts t	e edited hapter 1 e the va ibed in he entire of this the exec hission,	contro rt 1 (Po I with t I5 "AS alue of chapte e file is instruc cution, the ac	I "EN ↑ " ort1), un the prog CII func data re or 15), ot correct correct cuntil fini	' change til reach ramming tion app gisters. therwise ly and s of positiv ished th	es from end o g softv plicatio Howe e, this i uccess /e edg e trans	f file. vare F vn".). I ver, th nstruc sfully f e trigg smissi	PROL/ f nece tion w transn gered.	ADDE essary ted da vill hal nitted, One the er	R or W the to ta mu t the to then to then to the the tire file	VinPro user c st be ansm the ou the ou I ↑ " cl e then	olado can a follov ission itput hang	der also w th is c les t exe	(plea edit ne AS nd se ompl	se r the SCII et the leteo 0→ n is	efer to the ASCII file file format e error flag
<ul> <li>to the c</li> <li>S file d. explana directly (the det "ERR" t is set to</li> <li>The con instruct During abort of</li> <li>This instruct</li> </ul>	ommunica ata can be ation of ch by chang tails descr to 1. If th o 1. htrol input ion starts t the transn ccurs, will	ation por e edited hapter 1 e the va ibed in he entire of this the exec hission, it chang an be re	contro rt 1 (Po I with t I5 "AS alue of chapte e file is instruc cution, the ac ge bacl epeate	I "EN ↑ " ort1), un the prog CII func data re data re correction correction tion is co until fini tion flag k to 0.	' change til reach ramming tion app gisters. therwise ly and s of positiv ished th "ACT"	es from end o g softv plicatio Howe , this i uccess ve edg e trans will be	f file. vare F nr".). I ver, th nstruc sfully f e trigg smissi kept will b	PROL/ f nece tion w transn gered. on of at 1 a	ADDE essary ted da <i>v</i> ill hal nitted, One the er Il the	R or W the to the to then to then to the the time. (	VinPro user c st be ansm the ou the ou I ↑ " cl e then Only w	olado can a follov issio itput hang the o	der also w th n an is c les t exe out	(plea edit e dit nd se ompl from cution put p	se r the SCII et the letec $0 \rightarrow$ n is vaus	refer to the ASCII file file format e error flag d and "DN" 1 then this completed.
<ul> <li>to the c</li> <li>S file diexplana directly (the dea "ERR" tiss set to instruct During abort or</li> <li>This instruct During abort or</li> <li>This instruct the obli</li> <li>While the oblicities of t</li></ul>	ommunica ata can be ation of ch by chang tails descr to 1. If th o 1. htrol input ion starts to the transn ccurs, will struction ca gation of u	e edited hapter 1 e the va ibed in he entire of this the exec hission, it chang an be re user to r	contro rt 1 (Po I with t I 5 "AS alue of chapte e file is instruc cution, the ac ge back epeate make s n exect	I "EN ↑ " ort1), un the prog CII func data re data re to fata re correction to find to find t	' change til reach ramming tion app gisters. therwise ly and s of positiv ished th j "ACT" I, but on right exe the paus	es from end o g softv plicatio Howe e, this i uccess ve edg e trans will be ally one ecution se "PA	f file. vare F m".). I ver, th nstruc sfully f e trigg smissi kept will b n sequ U" is	PROL/ f nece to edi- ton w transm gered. on of at 1 a e exe ience.	ADDE essary ted da vill hal nitted, One the er Il the cuted	R or W v the v ta mu t the tr then t then t ce "EN tire file time. ( (trans	VinPro user c st be ansm the ou the ou I ↑ " cl e then Only w mit da	olado can a follov issio itput hang the vhen	der also w th n an is c out at an	(plea edit e AS nd se ompl from cution put p	se r the SCII the letec 0→ n is paus	refer to the ASCII file file format e error flag d and "DN" 1 then this completed e, error, or
<ul> <li>to the c</li> <li>S file d. explana directly (the det "ERR" t is set to</li> <li>The con instruct During abort of</li> <li>This ins the obli</li> <li>While the data. It</li> </ul>	ommunica ata can be ation of ch by chang tails descr to 1. If th o 1. htrol input ion starts to the transn ccurs, will struction ca gation of u his instruct will resum	ation pol e edited hapter 1 e the va ibed in he entire of this the exect hission, it change an be re- user to r tion is ir he transi	contro rt 1 (Po I with t I5 "AS alue of chapte e file is instruc cution, the ac ge bacl epeate make s n exect mission n exect	I "EN ↑ " ort1), un the prog CII func data re data re correction correction tion is correction tion flag k to 0. dly used sure the ution, if " n when to cution, if	' change til reach ramming tion app gisters. therwise ly and s of positiv ished the about the paus the paus the paus	es from end o g softv plicatio Howe , this i uccess ve edg e trans will be aly one ecution se "PA se "PA	f file. vare F nr.). I ver, th nstruc sfully f e trigg smissi kept will b n sequ U" is U" is U" is	PROL/ f nece tion w transn gered. on of at 1 a e exe lence. 1, this cks to 1, this	ADDE essary ted da vill hal nitted, One the er Il the f cuted ; instru 0.	R or W the to ta mut the to then to the the time. ( (trans	VinPro user c st be ansm the ou the ou I ↑ " cl e then Dnly w mit da will pa	olado can a follov ission tput hang the ( vhen ata) a ause	der also w th is c out at ar the	(plea edit edit ie AS ompl from cution put p ny ce trans	se r the SCII et the letec 0→ n is baus	refer to the ASCII file file format e error flag d and "DN" 1 then this completed. e, error, or n time. It is

FUN 94 ASCWR	ASCII WRITE	FUN 94 ASCWR
<ul> <li>Interface</li> </ul>	signals:	
M1927: 1	his signal is control by CPU, it is applied in ASCWR MD:0	
: (	DN, it represents that the RTS (connect to the CTS of PLC) of the printer is "False".	
	I.e. the printer is not ready or abnormal.	
: (	DFF, it represents that the RTS of the Printer is "True"; Printer is Ready.	
Note: Us	ing the M1927 associates with timer can detect if the printer is abnormal or not.	
R4158: T	he setting of communication parameters (refer to section 11.7.2)	

FUN 95 RAMP			RA	MP FU	NCTI	ON FC	DR D/	A OU	ΓPUT					JN 95 AMP
Ramp control - Pause control -	–en↑–   1	95.RA ⊺n : ⊃V :	<u>symbo</u> MP	-ERI	R — L —	PV ∶ S∟ ∶	or the Lowe (ramp Uppe	t value increr limit v floor	e of rar nent v value value). value)	np tima alue of	•		0.01 sec second	ond)
Up/Down output -		Su :		— AS	U —	D+1 : S <sub>U</sub> , S <sub>I</sub>	(ramp Regis Worki ∟ could AO mo	ter sto ng reg be po	ring cu ister sitive (	or nega		-	e. hen incor	porate
N	– U/D –	Su :	WM	AS	U — TMR	D+1 : S <sub>U</sub> , S <sub>I</sub>	Regis Worki ∟ could	ter sto ng reg be po	ring cu ister sitive (	or nega		-		porate
N	nge WX wxo	Su : D : WY WY0	WM WM0 WM1896	WS WS0		D+1: S <sub>U</sub> , S <sub>I</sub> with /	Regis Worki ∟ could AO mo	ter sto ng reg be pc dule a IR R3840	ring cu ister sitive o pplicat OR R3904	or negation.	ative v	alue w	hen incor	porate
Rar Ope- rand Tn	nge WX wxo	Su : D : WY WY0	WM0	WS WS0	TMR T0	D+1: S <sub>U</sub> , S <sub>I</sub> with /	Regis Worki ∟ could AO mo	ter sto ng reg be pc dule a IR R3840	ring cu ister sitive o pplicat OR R3904	or negation.	ROR R5000	alue w	hen incor K 16-bit	porate
Rar Ope- rand Tn PV	nge WX wxo	Su : D : WY WY0	WM0	WS WS0	TMR T0 1255	D+1: S <sub>U</sub> , S <sub>I</sub> with /	Regis Worki ∟ could AO mo HR R0   R3839	ter sto ng reg be pc dule a IR R3840	ring cu ister sitive of pplicat OR R3904 R3967	or negation.	ROR R5000	alue w DR D0   D4095	hen incor K 16-bit	porate
Rar Ope- rand Tn	nge WX wxo	Su : D : WY WY0	WM0	WS WS0	TMR T0  T255	D+1: S <sub>U</sub> , S <sub>I</sub> with /	Regis Worki ∟ could AO mo	ter sto ng reg be pc dule a IR R3840	ring cu ister sitive o pplicat OR R3904	or negation.	ROR R5000	alue w	hen incor K 16-bit	porate


#### Description

- Tn must be a 0.01 sec time base timer and never used in other part of program.
- PV is the preset value of ramp timer. Its unit is 10ms (0.01 second).
- When input control "EN  $\uparrow$ " changes from 0 $\rightarrow$ 1, it first reset the timer Tn to 0.

When "U/D"=1 it will load the value of SL to register D. And when M1974 = 0 it will be increased by  $S_U-S_L$  / PV every 0.01 sec or when M1974 = 1 it will increase by PV every 0.01 sec. When the D value reaches the  $S_U$  value the output "ASU" =1.

When "U/D"=0 it will load the value of  $S_U$  to register D. When M1974 = 0 it will be decreased by  $S_U-S_L$  / PV every 0.01 sec or when M1974 = 1 it will be decreased by PV every 0.01 sec. When the D value reaches the  $S_L$  value the output "ASL" =1.

- The ramping direction(U/D) is determined at the time when input control "EN ↑" changes from 0→1. After the output D start to ramp, the change of U/D is no effect.
- If it is required to pause the ramping action, it must let the input control "PAU" = 1; when "PAU"=0, and the ramping action is not completed, it will continue to complete the ramping action.
- The value of S<sub>U</sub> must be larger than S<sub>L</sub>, otherwise the ramp function will not be performed, and the output "ERR" will set to 1.
- This instruction use the register D to store the output ramping value; if the application use the D/A module to send the speed command, then speed command can be derived from the RAMP function to get a more smooth movement.
- In addition to use register D to store the ramping value, this instruction also used the register D+1 to act as internal working register; therefore the other part of program can not use the register D+1.



T20: Ramp timer (timer with 0.01 second time base)

R100: preset value of ramp timer (the unit is 0.01 second, 100 for a second).


R101: Lower limit value.

R102: Upper limit value.

R103: Register storing current ramp value.

R104: Working register


- If M1974=0, When input control M0 changes from 0→1, it first reset the timer T20 to 0. If M2=1, it will load the R101 (lower limit) value into the R103, and it will increase the output with fixed value (R102-R101 / R100) for every 0.01 second and stores it to register R103. When the T2 timer going up to the preset value R100, the output value equals to R102, and the output M102 will set to 1. If M2=0, will load the R102 (upper limit) value into the R103, and it will decrease the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output M101 will set to 1.
- M1=1, pause the ramping action.
- The value of R102 must be greater than R101, otherwise the ramp action will not be performed, and the output M100 will set to 1.



Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
100	R→T	Register to table data move	107	T_FIL	Table fill
101	T→R	Table to register data move	108	T_SHF	Table shift
102	T→T	Table to table data move	109	T_ROT	Table rotate
103	BT_M	Block table move	110	QUEUE	Queue
104	T_SWP	Block table swap	111	STACK	Stack
105	R-T_S	Register to table search	112	BKCMP	Block compare
106	T-T_C	Table to table compare	113	SORT	Data Sort

# Table Instructions


- A table consists of 2 or more consecutive registers (16 or 32 bits). The number of registers that comprise the table is called the table length (L). The operation object of the table instructions always takes the register as unit (i.e. 16 or 32 bit data).
- The operation of table instructions are used mostly for data processing such as move, copy, compare, search etc, between tables and registers, or between tables. These instructions are convenient for application.
- Among the table instructions, most instructions use a pointer to specify which register within a table will be the target of operation. The pointer for both 16 and 32-bit table instructions will always be a 16-bit register. The effective range of the pointer is 0 to L-1, which corresponds to registers T<sub>0</sub> to T<sub>L-1</sub> (a total of L registers). The table shown below is a schematic diagram for 16-bit and 32-bit tables.
- Among the table operations, shift left/right, rotate left/right operations include a movement direction. The direction toward the higher register is called left, while the direction toward the lower register is called right, as shown in the diagram below.



<sup>-</sup> UN100 <b>D</b>	REGISTER TO TABLE MOVE											F	UN100 R→	
Move control -	−en†-	<sub>L</sub> 100E	)P.R→ :	Г	END -	– Move	e to end		Td : So	ource r	egister		constant stination able	U
ointer increment -	-PAU-	L	:	-	ERR -	- Point	ter error			ointer r	U			
Pointer clear -	- CLR -	Pr	:									e with \ ddress	/, Z, P0~ ing	P9 inde
Pointer clear -			WM	WS	TMR	CTR	HR							P9 inde
Range Ope-	WX WX0	WY WY0	WM WMO	WS WS0	<b>T0</b>	C0	R0 	IR R3840	OR R3904	r as inc SR R3968	ROR R5000	ddress DR D0	ing K 16/32bit +/-	XR V · Z
Range Ope- rand	WX WX0	WY WY0	WM WMO	WS WS0	<b>T0</b>	C0	R0 	IR R3840	OR R3904	r as inc SR R3968	ROR R5000	ddress DR	K 16/32bit +/- number	XR
Range Ope- rand Rs	WX WX0	WY WY0 WY240	WM WM0 WM1896	WS WS0	<b>T0</b>	C0	R0 	IR R3840	OR R3904   R3967 ○	r as inc SR R3968   R4167 	ROR R5000 R8071	ddress DR D0 - D4095 0	ing K 16/32bit +/-	XR V \ Z P0~P9
Range Ope- rand	WX WX0	WY WY0	WM WMO	WS WS0	<b>T0</b>	C0	R0 	IR R3840	OR R3904	r as inc SR R3968	ROR R5000	ddress DR D0	K 16/32bit +/- number	XR V · Z


register Rs will be written onto the register Tdpr indicated by the pointer Pr within the destination table Td (length is L). Before executing, this instruction will first check the pointer clear "CLR" input signal. If "CLR" is 1, it will first clear the pointer Pr, and then carry out the move operation. After the move has been completed, it will then check the Pr value. If the Pr value has already reached L-1 (point to the last register in the table) then it will only set the move-to-end flag "END" to 1, and finish execution of this instruction. If the Pr value is less than L-1, then it must again check the pointer increment "INC" input signal. If "INC" is 1, then Pr value will be also increased. Besides, pointer clear "CLR" is able to operate independently, without being influenced by other input.

The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error "ERR" will be set to 1, and this instruction will not be performed.




FUN101 T→			TABLE TO REGISTER MOVE         Ladder symbol											F	FUN101 D T→R
	e control - ncrement -		-101I - Ts - L	DP.T→ : :	R—			re to end		L : L Pr : P Rd : D Ts, Ro	ength o ointer i estinat I may o	of source register ion reg combin	ce table r lister e with '	register e V, Z, P0 lication	~P9 to
Poin	nter clear –	- CLR -													
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
	pe-	WX0 	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903		R3968   R4167	R5000   R8071	D0   D4095	16/32bit +/- number	V \ Z P0~P9
	Ts	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		0
	L							0				0*	0		0
	Pr		0	0	0	$\bigcirc$	$\bigcirc$	0		0	0*	0*	0	2~2048	
	Rd		0	$\bigcirc$	0	0	$\bigcirc$	0		0	○*	0*	0		

- When move control "EN" = 1 or "EN ↑" ( instruction) transition from 0 to 1, the value of the register Tspr specified by pointer Pr within source table Ts (length is L) will be written into the destination register Rd. Before executing, this instruction will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr and then carry out the move operation. After completing the move operation, it will then check the value of Pr. If the Pr value has already reached L-1 (point to the last register in the table), then it sets the move-to-end flag to 1, and finishes executing of this instruction. If Pr is less than L-1, it check the status of "INC". If "INC" is 1, then it will increase Pr and finish the execution of this instruction. Besides, pointer clear "CLR" can execute independently and is not influenced by other inputs.
- The effective range of the pointer is 0 to L-1. Beyond this range the pointer error "ERR" will be set to 1 and this instruction will not be carried out.




	02 <b>D P</b> →T				TA	ABLE .	το τ	ABLE	Move	Ē				I	FUN10 T	
Pointer	ove control - r increment - ointer clear -	-PAU-	-1020 - Ts - Td - L Pr	der sym DP.T→ 7 : :	[] ]	END— ERR—			To L Pr Ts	d : Star reç : Tab : Poir s, Rd	rting nu gister Ile (Ts nter reg may c	umber and To gister ombin	of des d) leng	tinatio th V, Z	ble regis n table , P0~P	
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
	Ope- rand	WX0     	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0     	R3840		R3968   R4167	R5000	D0   D4095	2   2048	V ∖ Z P0~P9	
	Ts	0	0	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	0	2040	0	
	Td		0	0	0	0	0	0		0	○*	*	00	0	0	
	Pr		0	0	0	0	0	0		0	<b>O</b> *	0*	0	0		
by de fir w ta le ex ● TI	Vhen move y pointer Pl estination t rst clear Pr rill then che able), then ess than L- xecution. B he effective nd this inst	r within able. E to 0 a ck the it will s 1, it wi esides e range	the so Before e nd the value et the ill chec , pointe e of the	ource table execution n do the of pointer move-to- k the state er clear "( e pointer	e will be n, it will move (i Pr. If ti end flag tus of " CLR" ca is 0 to	e move first ch in this he Pr "END "INC". n exec	ed to a eck th case 7 value f " to 1 If "INC cute inc	registe e input so $\rightarrow$ T nas alr and fir c" is 1 depend	er Tdpr t signa d0). A eady r hish ex then dently,	r, which I of po fter the eached ecutin the Pr and w	h also inter c e move d L-1 ( g of th value ill not t	pointe lear "C e actio point t is instr will b oe influ	d by th CLR". If n has I o the la ruction. e incre ienced	e poin f "CLF been ast reg . If the ased by oth	nter Pr in R" is 1, i complet gister or e Pr valu by 1 be her inpu	n the t wil ed i n the ue is efore it.




FUN103 BT_I					В	LOC	K TA	BLE N	IOVE							03 D P T_M
Move	control —E	Г	103DP	<u>r symbo</u> .BT_M-								ce tabl tinatior				
			Td: L:					Ū					n table P9 to :		e indire	
	Range Ope- rand	WX WX0   WX240	WY WY0   WY240	WM WM0   WM1896	WS WS0   WS984	TMR T0   T255	C0	R0	IR R3840   R3903			ROR R5000   R8071	DR D0   D4095	K 2   256	XR V \ Z P0~P9	
	Ts Td L	0	0	0	0	0	0	0	0	0	0 0*	0 0* 0*		0	0	
	this instruc															n was


- When move control "EN" = 1 or "EN ↑ " ( P instruction) have a transition from 0 to 1, all the data from source table Ts (length L) is copied to the destination table Td, which is the same length.
- One table is completely copied every time this instruction is executed, so if the table length is long, it will be very time consuming. In practice, P modifier should be used to avoid time waste caused by each scan repeating the same movement action.



 The diagram at left below is the status before execution. When X0 from 0→1, the content of R0~R9 in Ts table will copy to R10~R19.




T_SWP	P				BLO	СК ТА	BLE S	SWAP					Fl	JN104 <b>D</b> P T_SWP
Move co	ntrol — EN	<sup>104]</sup>						Ta : Starting register of Table a Tb : Starting register of Table b L : Lengths of Table a and b Ts, Rd may combine with V, Z, P0 indirect address application						) serve
in the	Range Ope- rand Ta Tb L struction sw table must	WY0 WY240 O Wy240 Wy240		o o nts of T								-		-
and Ta <ul> <li>This in <ul> <li>length</li> </ul> </li> </ul>	move conti ible b will b struction w is big, it wil X0 │	e comp /ill swaj I be vei _ 104P.	oletely sv p all the ry time c .T_SWP R 0	vapped registe onsumi	ers spe	cified i erefor F ● The Wh	n L ea ' instruc diagra en X0	ch time ction sh am at	e the ir nould b left be →1, th	nstructi e used low is	on is e the st	execute	ed, so i	




FUN105 R-T_					RE	GIST	ER T	o tae	BLE SI	EARC	Н				FUN105 R-T_	
	rch contr from hea	ad — Fł	10  √−− F  10−− 1  F	adder s 05DP.R ₹s : 「s :	•	— F — E	ND—	Found o Search Pointer	to end	e	or Ts:St se L:La Pr:Po Rs,Ts	a regi tarting earche abel ler ointer o may c	ster registe d ngth of table ombine	er of table	Z, P0~P9	
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Op	e-	WX0 	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167		D0   D4095	16/32-bit +/- number	V · Z 	
	Rs	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Ts	$\bigcirc$	0	0	0	0	$\bigcirc$	0	0	0	0	0	0		0	
	L							0				<b>O*</b>	0	2~256		
	Pr		$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$		0	<b>*</b>	0*	$\bigcirc$			

- When search control "EN" = 1 or "EN ↑ " ( p instruction) has a transition from 0 to 1, will search from the first register of Table Ts (when "FHD" = 1 or Pr value has reached L-1), or from the next register (Tspr + 1) pointed by the pointer within the table ("FHD" = 0, while Pr value is less than L-1) to find the first data different with Rs(when D/S = 1) or find the first data the same with Rs (when D/S = 0). If it find a data match the condition it will immediately stop the search action, and the pointer Pr will point to that data and found objective flag "FND" will set to 1. When the searching has searched to the last register of the table, the execution of the instruction will stop, whether it was found or not. In that case the search-to-end flag "END" will be set to 1 and the Pr value will stop at L-1. When this instruction next time is executed, Pr will automatically return to the head of the table (Pr = 0) before the search begin.
- The effective range of Pr is 0 to L-1. If the value exceeds this range then the pointer error flag "ERR" will change to 1, and this instruction will not be carried out.



FUN106 D P T-T_C				TAB	LE T	Ο ΤΑ	BLE (	COMP	ARE						06 <b>D P</b> T_C
		L	<u>adder s</u>	<u>ymbol</u>											
Compare co	antrol E		06DP T	T_C-			Found	obio otiv			0	egister			
	JILIOI — EI	·	b:			ND—	rouna	objectiv			0	egister of Table		ole b	
Compare from	head — FH	1D-  L	. :		—Е	ND—	Compa	re to er	id F	Pr : Po	inter				
		F	Pr:												)~P9 to
Different/Same o	ption — D/	s –			—Е	RR—	Pointer	error	ę	serve II	ndirect	addres	ss app	lication	
Rar	nge WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V \ Z	
Ope- rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
Та	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$		0	
Tb	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$		$\bigcirc$	
L							0				0*	0	0		
Pr		0	$\bigcirc$	0	0	0	0		0	○*	0*	0			

- When comparison control "EN" = 1 or "EN ↑ " ( is instruction) has a transition from 0 to 1, then starting from the first register in the tables Ta and Tb (when "FHD" = 1 or Pr value has reached L-1) or starting from the next pair of registers (Tapr+1 and Tbpr+1) pointed by Pr ("FHD" = 0, while Pr is less than L-1), this instruction will search for pairs of registers with different values (when "D/S" = 1) or the same value (when "D/S" = 0). When search found (either different or the same), it will immediately stop the search and the pointer Pr will point to the register pairs met the search criteria. The found flag "FND" will be set to 1. When it has searched to the last register of the table, the instruction will stop executing. whether it found or not. The compare-to-end flag "END" will be set to 1, and the pointer value will stop at L-1. When this instruction is executed next time, Pr will automatically return to the head of the table to begin the search.
- The effective range of Pr is 0 to L-1. The Pr value should not changed by other programs during the operation. As this will affect the result of the search. If the Pr value not in the effective range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN10 T_F							TABL	e fili	_						FUN10 T_F	
Fill cc	ontrol—EN	. [1	07DP. s : d :	<u>symbol</u> T_FIL—			-   	Td : Sta ∟ :Tal	arting r ble leng may o	egiste gth combir	r of des	stinatic	on table	9	register erve ind	irect
	Range Ope- and Ts Td L	WX0	WY WY0 WY240 O	WM WM0 WM1896 O	WS WS0 WS984 O O	TMR T0   T255 〇 〇	CTR C0 C255 O	HR R0  R3839 O  - - - - - - -	IR R3840   R3903 			ROR R5000   R8071 	DR D0   D4095 0 0	K 16/32-bi +/- number 2~256	• P0~P9	-
the • Th	nen fill co e register: is instruc ould be u	s of the tion is	e table mainly ith the l	Td. v used fo	r cleari tion. _FIL 5555			(fill 0) The i	or unif	fying th	ne tabl left wi	e (fillin II fill 5	ng in th 555 in	e same	e values whole ta	s). It
			[	Rs 55555	e execu	<sup>7</sup> R2 7 R3 → R4 → R5 → R4 → R5 → R6 → R6 → R6 → R7 → R8 → R9 → R8 → R9 → R8 → R9 → R8 → R9 → R9 → R9 → R8 → R9 → R	Td 1547 2314 7725 0013 5247 1925 6744 5319 9788 2796		(0=∫ ⇔	א א א א א א א א א א א א א א א א א	20     55       21     55       22     55       23     55       24     55       25     55       26     55       27     55       28     55	d 555 555 555 555 555 555 555 555 555				

FUN108 D T_SHF					TABL	E SHI	FT						FUN1( T_S	08 <b>D P</b> SHF
Left/Right dire	ange WX WX0 WX240 O	108D TS: TS: Td: CW: WY V WY0 W WY240 WM ○ ○	er symbo           P.T_SF_           WM         WS           VM0         WS02           V1896         WS982           O         O           O         O           O         O           O         O           O         O           O         O           O         O           O         O	TMR T0	CTR C0 C255 O O	Ts : Td : L : OW : Ts, T addro	consta Sourc Destir Lengti Regis d may ess ap IR R3840	int or a te table nation t hs of ta ter to a	regist able s ables T accept ne with n SR R3968	er toring s s and the shi h V, Z, ROR	shift re Td ifted ou P0~PS		ve indire XR V · Z	
created l out will b	out and s by the shif e written ir 0	t operation t operation to OW. 108P.T_S IW : R TS : R	e position n will be fil SHF	to the I	eft (wh IW and IW II II T it o s	hen "L/ d the r h the herefo self (th peratic hift to r	R" = 1 esults progra re, the le table on (let 1 right op	) or to will be am at e table e must X1 = 1 peratio	left, 1 shifts be wri , and 2 n (let 2	ght (wi n into t s itself it able) X0 go t X1 = 0	hen "L table T and ti . It firs from 0- , and n	/R" = 0)	). The r data sh same t tes bao m a shi en perfo (0 go fro	oom ifted able. ck to ft left rm a om 0
	<	left)       	Ts(Td) R0 0 0 0 0 R1 1 1 1 7 R2 2 2 2 2 R3 3 3 3 3 R4 4 4 4 4 R5 5 5 5 5 R6 6 6 6 6 R7 7 7 7 7 R8 8 8 8 8 R9 9 9 9 9 the path f cution	$\frac{1}{2}$	R11 (Shift right	OW ××× left)		R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11	(Shift Td(T 1 2 3 0 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 5 5 6 6 6 7 7 7 8 8 8 OW 9999 st time	s) 4 0 1 2 3 4 5 6 7 8 7 8 7 9	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11	ift right) Td(Ts) 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 1 2 3 4 OW 1234 econd ti	)   2 3 3 4 5 7 7 3 4	

FUN109 D P T_ROT				TA	ABLE	ROTA	TE							109 <b>D P</b> ROT
Rotate contro Left/Right directio	ы—ем10 т	adder syr 9DP.T_R S : d :				Td:D L:L Ts,To	estina engths d may	s of tab	ble sto ble ne with	oring re			ion rve indi	rect
Ran Ope- rand Ts Td L	ge WX W WX0 WY     WX240 WY2 0 0 0 0	0 WM0	WS WS0 WS984	TMR T0   T255 O O	CTR C0 C255 O	HR R0   83839       				ROR R5000   R8071 	DR D0 - D4095 O O	K 2 256	XR V · Z 0~P9	
	rotated 1 posi n will then be X0 —	ion to the written on -109P.T_F Ts: R Td: R	left (wh to table	ien "L	(R" = 1 ●   t t f	)or 1 p n the able a one lef hen po	progra fter ro t rotat erform	n to the m at le tation ion (le s one	e right eft, Ts will wr t X1 = right i	(when and T ite bac 1, an rotatior	"L/R" Fd is th ck to it id X0 n (let 2	= 0). 1 he san tself. If go froi X1 = (		ults of e. The erform ), and X0 go
	F F F F F F	eft Ts(Td) 0 0 0 0 0 1 1 1 1 1 2 2 2 2 2 2 3 3 3 3 3 4 4 4 4 2 5 5 5 5 5 6 6 6 6 6 7 7 7 7 8 8 8 8 8 9 9 9 9 9 5 ore execu	) (right) 1 2 3 4 5 5 7 7 3 (left)				R0 99 R1 00 R2 1 R3 22 R4 33 R5 4 R5 4 R5 4 R5 4 R7 60 R8 7 R9 8	d(Ts) 9999 000 111 222 233 333 444 555 666 777		R1 R2 R3 R4 R5 R6 R7 R8 R9	e right <u>Td(Ts</u> 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 0 7 7 7 8 8 8 8 9 9 9 9 cond ti	) 0 1 2 3 4 5 6 7 8 9		

FUN11 QUE							QL	JEUE							FUN110 QUEU
			Ladde	r symbo	<u>ol</u>					IW :				queue, ca	n be a cons
		г	110DP	QUEU	E						or a r	-			
xecutior	n control – E		IW :			PT—	Queue	e empty	,					fqueue	
			QU :							L :	Size o	f queu	ie		
In/Ou	ıt control –				E - F	UL—	Queu	9		Pr :	Pointe	r regis	ster		
			Pr :								Regist from o			g data pop	ped out
		· · ·	OW :		⊫ ⊢e	RR—	Pointe	er error			-				9 to serve
7						TMD					ct add				VD
	Range	WX WX0	WY WY0	WM WM0	WS WS0	TMR T0	CTR C0	HR R0	IR R3840	OR <b>P</b> 3004	SR R3968	ROR	DR D0	К	XR V · Z
	Ope-							1						16/32-bit +/- number	
	rand	-	-	WM1896							R4167	-	-		P0~P9
	IW QU	0	0	0	0	0	0	0	0	0	0	0 0*	0	0	0
	L					0	0	0		0		*	Õ	2~256	
	Pr		0	0	0	0	0	0		0	O*	<b>O*</b>	0		
l	WO		0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0		0	○*	()*	0		
an us∉ ● Qu	id not from ed to show ueue is a fi	0 to L that th rst in fi	-1. In o ne queo irst out	other wo ue is em (FIFO)	ords QL pty. device,	J₁~QU , i.e	l <sub>∟</sub> resp the d	oective ata tha	ely cor at first	respo t push	nd to ped into	oointe	rs Pr = qu <u>e</u> ue	= 1 to L, a	o from 1 to and Pr = 0 i e first to po
an us • Qu ou	id not from ed to show ueue is a fi	0 to L that th rst in fi queue	-1. In o ne quei irst out . A que	other wo ue is em (FIFO) eue is co	rds QL pty. device, omprise	J₁~QU , i.e ed of L	l <sub>∟</sub> resp the d	oective ata tha	ely cor at first	respo t push	nd to ped into	oointe	rs Pr = qu <u>e</u> ue	= 1 to L, a	and Pr = 0 i
an us • Qu ou	Id not from Id to show Id to show Id to show It from the Id regist	0 to L that th rst in fi queue. ter, as	-1. In o ne quei irst out . A que	other wo ue is em (FIFO) eue is co	rds QL pty. device, omprise	J₁~QU , i.e ed of L	l∟ resp the d . cons	ective ata tha ecutiv <u>Pr</u> 4	ely cor at first	respo t push	nd to ped into	oointe	rs Pr = qu <u>e</u> ue	= 1 to L, a	and Pr = 0 i e first to po
an us • Qu ou	id not from ed to show leue is a fi it from the e QU regist	0 to L that th rst in fi queue. ter, as	-1. In one queet	(FIFO) eue is em diagram	rds QL pty. device, omprise	, i.e d of L QU1 QU2 QU3	U <sub>L</sub> resp the d cons 	Pr 4 QU 2 do	ely cor at first	respo t push	nd to ped into	oointe	rs Pr = qu <u>e</u> ue	= 1 to L, a	and Pr = 0 i e first to po starting fror
an us • Qu ou	Id not from Id to show Id to show Id to show It from the Id regist	0 to L that th rst in fi queue. ter, as	-1. In one queet	other wo ue is em (FIFO) eue is co	ords QL pty. device, omprise below:	, i.e d of L QU1 QU2 QU3	J <sub>L</sub> resp the d . cons <u>@444</u> <u>③333</u>	Pr 4 QU 2 do	ely cor at first e 16 c	t push or 32 b	nd to ped into	oointe	rs Pr = qu <u>e</u> ue	= 1 to L, a	and Pr = 0 i e first to po starting fror
an us • Qu ou	Id not from Id to show Id to show Id to show It from the Id regist	0 to L that th rst in fi queue. ter, as	-1. In one queet	(FIFO) eue is em diagram	ords QL pty. device, omprise below:	, i.e d of L d of L QU1 QU2 QU3 QU4	U <sub>L</sub> resp the d cons 	Pr 4 QU 2 do	ely cor at first e 16 c	Prespo	nd to ped into pit regi	o the c sters	rs Pr = queue ( ∎ ins	= 1 to L, a will be the struction)	and Pr = 0 i e first to po starting fror
an us • Qu ou	Id not from Id to show Id to show Id to show It from the Id regist	0 to L that th rst in fi queue ter, as 1.IW QU1 2.Pr the	-1. In contrast out inst out A que in the contrast out push alway $+1 \rightarrow F$	(FIFO) eue is em diagram	rds QL pty. device, omprise below:	, i.e ed of L QU1 QU2 QU3 QU4 QU5	U <sub>L</sub> resp the d cons 	Pr 4 QU 2 do	ely cor at first e 16 c	Prespo	nd to ped into pit regi	o the o sters	rs Pr = queue ( ∎ ins	= 1 to L, a will be the struction)	and Pr = 0 i e first to po starting fror

remained in the queue.


FUN110 D P QUEUE	QUEUE	FUN110 D P QUEUE	
---------------------	-------	---------------------	--

If no data has yet been pushed into the queue or the pushed in data has already been popped out (Pr = 0), then the queue empty flag will be set to 1. In this case, even if there is further popping out action, this instruction will not be executed. If data is only pushed in and not popped out, or pushed in is more than that popped out, then the queue finally becomes full (pointer Pr indicates the QU<sub>L</sub> position), and the queue full flag is changed to 1. In this case, if there is more pushing in action, this instruction will not execute. The pointer for this instruction is used during access of the queue, to indicate the data that was pushed in the earliest. Other programs should not be allowed to change it, or else an operation error will be created. If there is a specific application, which requires the setting of a Pr value, then its permissible range is 0 to L (0 means empty, and 1 to L respectively correspond to QU1 to QUL). Beyond this range, the pointer error flag "ERR" will be set as 1, and this instruction will not be carried out.

X0	-110P.0	QUE	UE-	
	IW :	R	0	-EPT —
X1	QU :			
↓   I/O -	L :		10	-FUL —
	Pr :	R	1	
	OW :	R	20	-ERR—

• The program at left assumes the queue content is the same with the queue at preceding page. It will first perform queue push operation , and then perform pop out action. The results are shown below. Under any circumstance, Pr always point to the first (oldest) data that was remained in queue.

	Pr		
	5		
	QU		
QU1	5555	R2	
QU2	4444	R3	
QU3	3333	R4	
QU4	2222	R5	WO
QU5	1111	R6	xxxx R20
QU6		R7	$\uparrow$
QU7		R8	OW unchanged
QU8		R9	
QU9		R10	
QU10		R11	




After push in (X1=1 , X0 from  $0 \rightarrow 1$ )


After pop off (X1=0  $\cdot$  X0 from 0 $\rightarrow$ 1)

FUN111 D P STACK						ST	ACK						F	UN111 STACH
Ladder symbol       IW : Data pushed into stack, can b or a register         Execution control - EN^-       IW : Important - EPT- Stack empty         In/Out control - I/O       IW : Important - EPT- Stack full         Pr : Pointer register       OW : EREM         OW : EREM       -ERR- Pointer error													ck a poppe	d out fror
Banga	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
Range Ope- rand	WX0	WY0   WY240	WM0           	WS0	<b>T0</b>	C0   C255	R0   R3839	R3840	R3904	R3968   R4167	R5000   R8071	D0   D4095	16/32-bit +/- number	V · Z
IW	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	0	0	0	$\bigcirc$	0	0	$\bigcirc$	0	
ST		0	0	0	$\bigcirc$	0	0		0	<b>O*</b>	<b>O*</b>	0		$\bigcirc$
L							0				0*	0	2~256	
		$\cap$	0	$\bigcirc$	$\bigcirc$	0	0		0	○*	○*	0		
Pr OW		0	0	$\cup$	0	-	$\cap$			*	*			

- Like queue, stack is also a kind of table. The nature of its pointer is exactly the same as with queue, i.e. Pr = 1 to L, which corresponds to ST<sub>1</sub> to ST<sub>L</sub>, and when Pr = 0 the stack is empty.
- Stack is the opposite of queue, being a last in first out (LIFO) device. This means that the data that was most recently pushed into the stack will be the first to be popped out of the stack. The stack is comprised of L consecutive 16 or 32-bit ( D instruction) registers starting from ST, as shown in the following diagram:




• When execution control "EN" = 1 or "EN ↑" ( instruction) has a transition from 0 to 1, the status of in/out control "I/O" determines whether the IW data will be pushed into the stack (when "I/O" = 1), or the data pointed by Pr within the stack (the data most recently pushed into the stack) will be moved out and transferred to OW (when "I/O" = 0). Note that the data pushed in is stacking, so before pushed in, Pr will increased by 1 to point to the top of the stack then the data will be pushed in. When it is popped out, the data pointed by pointer Pr (the most recently pushed in data) will be transferred to OW. After then Pr will decreased by 1. Under any circumstances, the pointer Pr will always point to the data that was pushed into the stack most recently.



	-111P.			
+EN↑-	IW : ST :	R	0	-EPT —
X1	ST :	R	2	
	L :		10	-FUL —
	Pr:	R	1	
	OW :	R	20	-ERR—

The program at left assumes that the initial content of the stack is just as in the diagram of a stack on the preceding page. The operation illustrated in this example is to push a data and than pop it from stack. The results are shown below. Under any circumstances, Pr always point to the data that was most recently pushed into the stack.

	Pr		
	5	R1	
	от	-	
	ST	1	
ST1	1111	R2	
ST2	2222	R3	
ST3	3333	R4	
ST4	4444	R5	OW
ST5	5555	R6	XXXX R20
ST6		R7	$\uparrow$
ST7		R8	OW unchanged
ST8		R9	
ST9		R10	
ST10		R11	



After pop up(X1=0 , X0 from  $0 \rightarrow 1$ )


After push(X1=1 , X0 from  $0 \rightarrow 1$ )

FUN112 D BKCMP	2				E	BLOCK	COMF	PARE	(DR	RUM)						N112 D
				<u>dder s</u> 2DP.B							Data fo registe		pare, o	can be	a cons	tant or a
Comparison co	ntrol-	- EN -	– Rs Ts	s : s :		-ERF	R — Limi	t error			Startin ower li	0 0	ter blo	ock sto	ring up	per and
			L	:						L :I	Numbe	er of pa	airs of	upper	and lov	ver limits
			D	:							Starting		storin	g resul	ts of	
Range	Υ	М	S	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K
Ope-	Y0   Y255	M0   M999	S0   S999	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839				R5000   R8071	D0   D4095	16/32-bit +/- number
Rs				0	0	0	0	0	0	0	0	0	0	0	0	0
Ts				0	0	0	0	$\bigcirc$	0	0	$\bigcirc$	0	0	0	0	
L										0				0*	0	1~256
D	$\bigcirc$	$\circ$	0													


- When comparison control "EN" = 1 or "EN ↑ " ( is instruction) has a transition from 0 to 1, comparisons will be perform one by one between the contents of Rs and the upper and lower limits form by L pairs of 16 or 32-bit ( is modifier) registers starting from the Ts register (starting from T0 each adjoining 2 register units form a pair of upper and lower limits). If the value of Rs falls within the range of the pair, then the bit within the comparison results relay D which corresponds to that pair will be set to 1. Otherwise it will be set as 0 until comparison of all the L pairs of upper and lower limits is completed.
- When M1975=0, if there is any pair where the upper limit value is less than the lower limit value, then the limit error flag "ERR" will be set to 1, and the comparison output for that pair will be 0.
- When M1975=1, there is no restriction on the relation of upper limit and lower limit, this can apply for 360° rotary electronic drum switch application.


	Upper limit	Lower limit	Compare	Compared		Result
0	T <sub>S1</sub>	$T_{S0}$	$\longleftrightarrow$	value	$\longrightarrow$	D <sub>0</sub>
1	T <sub>S3</sub>	T <sub>S2</sub>	$\longleftrightarrow$		$\longrightarrow$	D <sub>1</sub>
ζ	2	2	2	Rs	2	2
L–1	$T_{S2L-1}$	T <sub>S2L-2</sub>	$\longleftrightarrow$		$\longrightarrow$	$D_{L-1}$

• Actually this instruction is a drum switch, which can be used in interrupt program and when incorporate with immediate I/O instruction (IMDIO) can achieve an accurate electronic drum.



- In this program, C0 represents the rotation angle (Rs) of a drum shaft. The block compare instruction performs a comparison between Rs and the 4 pairs (L = 4) of upper and lower limits, R10,R11, R12,R13, R14,R15 and R16,R17. The comparison results can be obtained from the four drum output points Y5 to Y8.
- The input point X1 is a rotation angle detector mounted on the drum shaft. With each one degree rotation of the drum shaft angle, X1 produces a pulse. When the drum shaft rotates a full cycle, X1 produces 360 pulses.






FUN114 P Z-WR							ZO	NE W	RITE							N114 <mark>P</mark> 2-WR
Operation contr Write Selectio			-11 - D - N		<u>symbo</u> WR —		R—	Ν	:Quan No	tity of to perance	oeing s I can	et oe re combi	set or r eset, 1- ne V peration	~511 、Z 、F	P0~P9	for index
	Y	М	S	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Range -	Y0	MO	S0	WY0	WM0	WS0	T0	CO	R0	R3840	R3904	R3968	R5000	D0		V · Z
	 Y255	M1911	 S99	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0~P9
DN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1-511	0
							l		$\cup$				0	$\cup$	1011	
● When o operatio to 0 ("1/0 ×0 ← ← ← EN ← − 1/0	n acc 0"=0)	cordin	ig to et to	the in 1("1/0 0	put stat	us of w		_								
• Above exam • X0 •	N - []	14.Z-V		15 -	9 will be	e reset	to 0 v	while X	0=1.							

• Above example, bits M5~M11 will be reset to 0 while X0=1.

Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
120	MAND	Matrix AND	126	MBRD	Matrix Bit Read
121	MOR	Matrix OR	127	MBWR	Matrix Bit Write
122	MXOR	Matrix XOR	128	MBSHF	Matrix Bit Shift
123	MXNR	Matrix XNOR	129	MBROT	Matrix Bit Rotate
124	MINV	Matrix Inverse	130	MBCNT	Matrix Bit Count
125	MCMP	Matrix Compare			


# Matrix Instructions


- A matrix is comprised of 2 or more consecutive 16-bit registers. The number of registers comprising the matrix is called the matrix length (L). One matrix altogether has Lx16 bits (points), and the basic unit of the object for each operation is bit.
- The matrix instructions treats the 16×L matrix bits as a set of series points( denoted by M<sub>0</sub> to M<sub>16L-1</sub>). Whether the matrix is formed by register or not, the operation object is the bit not numerical value.
- Matrix instructions are used mostly for discrete status processing such as moving, copying, comparing, searching, etc, of single point to multipoint (matrix), or multipoint-to-multipoint. These instructions are convenient, important for application.
- Among the matrix instructions, most instruction need to use a 16-bit register as a pointer to points a specific point within the matrix. This register is known as the matrix pointer (Pr). Its effective range is 0 to 16L-1, which corresponds respectively to the bits M<sub>0</sub> to M<sub>16L-1</sub> within the matrix.
- Among the matrix operations, there are shift left/right, rotate left/right operations. We define the movement toward higher bit is left direction, while the movement toward lower bit is right direction, as shown in the diagram below.



FUN120 P MAND					M	ATRI	X ANI	C							120 P AND
		Ladd	er symt	<u>ool</u>											
		-120P	MAND				Ma: S	tarting	regist	er of s	ource	matrix	a		
Operation contro	ol —EN↑—	Ma :					Mb: S	tarting	regist	er of s	ource	matrix	b		
		Mb :					Md : S	tarting	regist	ter of c	destina	ation m	natrix		
		Md :					L :Le	ength	of mat	rix (Ma	a, Mb a	and Mo	d)		
		L :							-			V, Z,	P0~P	to serve	9
							indired	t addr	ess ap	oplicati	on				
			14/11/4		TMD	OTD				0.0		00			
Rai	nge WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
0.00	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V \ Z	
Ope- rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
Ma	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0		0	
Mb	0	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	0	0	0	0	0	0		$\bigcirc$	
Md		$\bigcirc$	0	0	0	0	0		0	0*	0*	0		$\bigcirc$	
L							$\bigcirc$				0*	$\bigcirc$	$\bigcirc$		
Ĺ															

When operation control "EN" = 1 or "EN ↑" ( important importan





In the program at left, when X0 goes from  $0\rightarrow 1$ , then matrix Ma, comprised by R0 to R4, and matrix Mb, comprised by R10 to R14, will do an AND operation. The results will be stored back in matrix Md, comprised by R20 to R24. The result is shown at right in the diagram below.



FUN121 P MOR					1	MATF	rix oi	र							121 <mark>P</mark> OR
Operation cont	rol — EN∱		-				Mb:\$ Md:\$ L :I Ma, N	Starting Starting ength	g regis g regis of ma may o	ster of ster of ster of ster of ster of ster	source destina la, Mb ne with	e matrix e matrix ation m and M i V, Z,	k b natrix d)	) to serv	e
Ran Ope- rand Ma Mb Md L	WX0	WY WY0 WY240 O O	WM WM0 WM1896	WS WS0 WS984 O O O	TMR T0   T255 0 0 0 0	CTR C0 C255 O O O	HR R0 			SR R3968 R4167 O *		DR D0 	K 2 256	XR V \ Z P0~P9 O O	
<ul> <li>When operation of transition of 2 of the bir will the relength of destination operation if Ma<sub>0</sub> = 0, 0; etc, right</li> </ul>	rom 0 to ts are 1, sult be 0 L, Ma an matrix s done by $Mb_0 = 1$	1, this then th ) opera nd Mb. Md, wl y bits w then N	instruction in result ation bet The reprised hich is vith the s $Md_0 = 1;$	on will p will be ween 2 esult will also the ame bit if Ma <sub>1</sub> :	berforr 1, and sour Il ther e san numb = 0, N	m a lo d only rce ma n be ne ler pers). 1b <sub>1</sub> = (	gic OF if both atrixes stored ngth (t For ex	R(If any n are ( with a in the he OF ample	/ ) a ? ?		Ma ·		Mb		Ad
× •	0 ├EN↑-	-121P.I Ma : Mb : Md : L :	R 0 R 10			Ma R <sup>2</sup> be to aff	a, com 10 to F store R14. ter ope	prised R14, w d into t n this eration	by Ri ill do a the de examp the s	0 to R an OR stinatio ble, M ource	4, and operation on materiation of and matria	I matrix ation. T trix Md Md is t x Mb v	x Mb, The re , comp the sa will rep	1, then r compris sults wil orised by me matr blaced by the dia	ed by I then y R10 rix, so by the
	Ma 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1		000	Mt R10 1 R11 0 R12 0	1 1 1 0 0 0	0 0 0		1 1 1 <sup>-</sup> 1 1 1 - 1 1 1 -	Mb₀ ↓ ↓ ↓ 1 1 ↓ 1 1	R20 R21 R22	1 1 1 1	1 1 1 1 1 1 0 0 0 0	1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	Md₀ ↓ 1 1 1 1 1 1 1 1 1

After execution

Md<sub>79</sub>

Md<sub>64</sub>

 $Mb_{64}$ 

 $Ma_{64}$ 

Mb79


Before execution


Ма79

FUN122 P MXOR				MATF	RIX EX	XCLU	SIVE	OR ()	XOR)	)				FUN <sup>.</sup> MX	122 <mark>-</mark> (OR
Operation contr	oI−ENŤ-		:			N N L	la: Sta lb: Sta ld: Sta : Ler la, Mb, ndirect	rting re rting re ogth of Md m	egister egister matrix ay cor	of sou of des (Ma, N nbine v	rce ma tination Mb anc with V,	atrix b n matri I Md)		serve	
Rang Ope- rand Ma Mb Md L	WX0	WY WY0 WY240 O O	WM WM0 WM1896	WS WS0 WS984	TMR T0   T255 0 0 0 0	CTR C0 	HR R0 			SR R3968 R4167 O *		DR D0 D4095 0 0	K 2 	XR V · Z P0~P9 0 0	
<ul> <li>When ope transition f the 2 bits a 0)between result will t also has a bits with th then Md<sub>0</sub> = XOR reach</li> </ul>	from 0 to are differed 2 source then be st length of the same to 1; if Ma	1, this ent, the e matri tored b f L. Fo bit num 1 = 1,	instruc en the re ixes with pack into r examp nbers - 1 Mb <sub>1</sub> = 1	tion wil esult wi n a leng the de ble the 2 for exai , then l	I perfo II be 1 gth of stinati XOR o mple,	orms a , othe L, Ma on ma operat if Ma₀	logic rwise i and M trix Mc ion is c = 0, M	XOR (i t will be $Ib. Thel, whichdone byIb_0 = 1$	if e h y		Ma		Mb		
×0 ∳   -	EN↑- ↑ ෦ ෦	122P.M Ma: R Mb: R Md: R L :	2 0 2 10			•	perfor by R( The r comp	rm a X ) to R4 esults	OR op I, and will the by R20	eratior matrix en be to R24	n betw Mb, c stored	een ma compris in des	atrix M sed by stinatio	m 0→1 a, comp R10 to n matrix hown at	rised R14. Md,
R2 0 0 0 0 0 R3 0 0 0 0 0	1 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0	0 0 0	0 0 0 1 1 1 0 0 0	R10 R11 R12 R13 R14	0 0 0 0 0 0 0 0 0 0 0 0	000	0 0 1 1 0 0 1 1 0 0 0 0		Mb₀ ↓ 1 1 1 1 1 1 1 1	R23		0 0 0	0 0 0 0 0 0	0 0 0 0	Md₀ ↓ 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 ↓ 0 0 0 0 ↓ Md64
			Before	execut	tion				_			Afte	r exec	ution	


FUN123 P MXNR			Ν	/ATRI>	K EX(	CLUS	IVE N	IOR (	XNR	)				FUN <sup>2</sup> MX
Operation cont	rol — ENŤ-	123F	:				Mb : S Md : S	starting starting	regist regist	er of s er of d	ource lestina	matrix matrix Ition matrix	b atrix	
		L	:				Ma, M indired		-			V, Z,P	0~P9	to serve
Ran	ne WX	L	: 	WS	TMR		indired		-			V, Z,P	0~Р9 К	to serve
Ran	ge WX WX0	L	:	WS WS0	TMR T0		indired	t addr	ess ap	oplicati SR	on ROR	DR		
Ran Ope- rand	WX0	L WY WY0	: WM	WS0		CTR C0	HR R0	IR R3840	ess ap OR R3904	SR R3968	on ROR R5000	DR	K 2	XR
Ope-	WX0	L WY WY0	: WM WM0	WS0	то 	CTR C0	HR R0	IR R3840	ess ap OR R3904	SR R3968	on ROR R5000	DR D0	K 2	XR V · Z
Ope- rand	WX0	L WY WY0	: WM WM0	WS0   WS984	T0   T255	CTR C0 	HR R0	IR R3840   R3903	ess ap OR R3904	SR R3968	on ROR R5000   R8071	DR D0	K 2	XR V · Z
Ope- rand Ma	WX0	L WY WY0	: WM WM0	WS0   WS984	T0   T255	CTR C0 	HR R0	IR R3840   R3903	ess ap OR R3904	SR R3968	on ROR R5000   R8071	DR D0	K 2	XR V · Z


When operation control "EN" = 1 or "EN ↑" ( pinstruction) has a transition from 0 to 1, will perform a logic XNR operation (if the 2 bits are the same, then the result will be 1, otherwise it will be 0)between 2 source matrixes with a length of L, Ma and Mb. The results will then be stored into the destination matrix Md, which also has the same length (the XNR operation is done by bits with the same bit numbers). For example, if Ma<sub>0</sub> = 0, Mb<sub>0</sub> = 1, then Md<sub>0</sub> = 0; Ma<sub>1</sub> = 0, Mb<sub>1</sub> = 0, then Md<sub>1</sub> = 1; etc, right up until XNR reaches Ma<sub>16L-1</sub>.





When operation control "EN" = 1 or "EN ↑" ( instruction) goes from 0 to 1, will perform a XNR operation between Ma matrix comprised by R0~R9 and Mb matrix comprised by R10~R19. The results will then be stored into the destination matrix Md comprised by R10~R19. The results are shown at right in the diagram below.







FUN125 P MCMP MATRIX COMPARE												125 <mark>P</mark> :MP			
	1	1	_adder	svmbo	1										
				•	<u>.</u>										
Comparison co	ntrol — E	N∱–∫N	I25Р.М /Iа : /Ib :	СМР-	-FN	ND— F	ound ob	jective	Μ	b: Star	rting re	egister egister matrix	of mat	rix b	
Compare from I	nead — Fl	HD− L	_ :		-EN	ND— C	ompare	to end		r : Poir		-			
		F	Pr :									ombine address		V, Z, PC	•~P9 to
Different/Same of	otion — D	/s –			EF	RR— F	ointer e	error	50				s appi	cation	
Rang	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope-	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V · Z	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
Ma	0	0	0	0	0	0	0	0	0	0	0	0		0	
Mb L	0	0	0	0	0	0	0	0	0	0	 *	0	0	0	
Pr		0	0	0	0	0	Ŏ		0	0*	Ŏ*	Ŏ	Ŭ		
value is less pairs of bits (when D/S :	with dif			ction w	ill com	noro o									
number in the flag "FND" we bits in the me will finish, me compare-to- to 16L-1 and automatically the comparise The range for affect the rese this instruction X0	ne matrix vill be se natrix (M io matte end flag d the ne y return son sear or the po sult of se on will no	x met et to 1. /la <sub>16L-1</sub> , rr it ha "END" ext tim to the s ch. inter va earch.	atch four the sea When Mb <sub>16L-1</sub> as found " will be e that the starting alue is 0 If the Pr arried ou	nd, poir rch con it has s ), this e l or not set as his instr point of ) to 16L-	S = 1 hter Pr dition. earche executi t. If thi 1, and ruction the ma -1. The	) or th will p The fo d to th on of is hap the Pr is exe atrix (P e Pr va is its ra	e sam oint to ound o ne final the ins pen th r value ecuted, r = 0) t lue sho ange, t	e value the bi bjective pair c truction en The will se Pr wi o begin puld no hen the	e L it L of L e L it L of	er erro	or flag '	Mapr her ins "ERR"	will be	ns, as t	1, and
flag "FND" v bits in the n will finish, n compare-to- to 16L-1 an automatically the comparis The range fo affect the res this instruction	ne matrix vill be se natrix (M io matte end flag d the ne y return son sear or the po sult of se on will no	x met et to 1. Ma <sub>16L-1</sub> , r it ha "END" ext tim to the s ch. inter va earch. of be ca P.MCM : R : R	atch four the sea When Mb <sub>16L-1</sub> as found " will be e that the starting alue is 0 If the Pr arried ou P0FN 10FN	nd, poir rch con it has s ), this e l or not set as his instr point of ) to 16L-	S = 1 hter Pr dition. earche executi t. If thi 1, and ruction the ma -1. The	) or th will p The fc d to th on of is hap the Pr is exe atrix (P e Pr va ds its ra	the same point to pound of the final the ins pen the r value ecuted, r = 0 to lue sho ange, to the pro- position r * ), th	e value the bi bjective pair of truction en The will se Pr wi o begin ould no hen the ogram 1 great e instr	e L it L of L e L of L e c ot be cl e point at left, ter tha uction	er erro the "F n the p will do	HD" in ointer	Mapr her ins "ERR" put is ( value a arch fo	tructio will be 0, so s at that or bits	ns, as t e set to starting time (r with di	1, and from a narked fferent
flag "FND" v bits in the n will finish, n compare-to- to 16L-1 an automatically the comparis The range for affect the res this instruction X0 $\downarrow$ $\downarrow$ $\downarrow$ $E$	ne matri: vill be se natrix (M io matte end flag d the ne y return son sear or the po sult of se on will no 1251 Mh Mb HD- L	x met et to 1. $Ma_{16L-1}$ , r it ha "END" ext tim to the s ch. inter va earch. of be ca P.MCM : R : S	atch four the seal . When Mb <sub>16L-1</sub> is found " will be e that the starting alue is 0 If the Pr arried ou P	nd, poir rch con it has s ), this e d or not set as his instr point of 0 to 16L- value e ut.	S = 1 hter Pr dition. earche executi t. If thi 1, and ruction the ma -1. The	) or the will p The fo ed to the on of the is hap the Pr is exe atrix (P e Pr va ds its ra ls its ra ls its ra ls its ra 1	le sam point to pound o poine final the ins pen the r value ecuted, r = 0) t lue sho ange, t the pro- position $\gamma$ *), th atus (b	e value the bi bjective pair of truction en The will se Pr wi o begin ould no hen the ogram 1 great e instr ecause	e L it L it L of L it L it L of L it L of L o	er erro the "F n the p will do = 1). W	HD" in ointer a sea	Mapr her ins "ERR" put is ( value a arch fo 0 has a	tructio will be 0, so s at that or bits a trans	ns, as t e set to starting time (n	1, and from a narked fferent om 0→
flag "FND" v bits in the n will finish, n compare-to- to 16L-1 an automatically the comparis The range for affect the res this instruction X0 $\downarrow$ $\downarrow$ $\downarrow$ $E$	ne matri: vill be se natrix (M io matte end flag d the ne y return son sear or the po sult of se on will nc 1251 Ma Mb HD- L Pr	x met et to 1. $Ma_{16L-1}$ , r it ha "END" ext tim to the s ch. inter va earch. of be ca P.MCM : R : S	atch four the sear . When Mb <sub>16L-1</sub> is found " will be e that the starting alue is 0 If the Pr arried ou P	nd, poir rch con it has s ), this e d or not set as his instr point of 0 to 16L- value e ut. ND RR $\frac{1}{R10} \frac{1}{00}$	/S = 1 hter Pr dition. earche execution t. If thi 1, and -1. The exceed -1. The exceed -1 in the matrix -1	) or th will p The fo d to th on of is hap the Pr is exe atrix (P e Pr va ds its ra by sta 1 1 1 1 1 1 1 1	le sam point to pound o he final the ins pen th r value ecuted, r = 0) t lue sho ange, t the pro- position (''), th atus (b three t elow.	e value the bi bjective pair of truction en The will se Pr wi o begin buld no hen the ogram 1 great e instr ecause imes, $\frac{1}{1}$	e $L$ it $L$ if $L$ of $L$ if $L$	er erro the "F n the p will do = 1). W	r flag ' HD" in ointer o a sea hen Xi re shor 20	Mapr her ins "ERR" put is ( value a arch fo 0 has a	tructio will be 0, so s at that or bits a trans	ns, as te starting time (r with di ition fron the di FND E	1, and from a narked fferent om 0→
flag "FND" v bits in the m will finish, m compare-to- to 16L-1 an automatically the comparis The range for affect the res this instruction X0 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	The matrix (M will be senatrix (M to mattee end flag d the neighbor y return for the po- sult of secon will no sult of secon will no 1251 Mb HD- L Pr D/S - Ma * 11111	x met et to 1 $Ma_{16L-1}$ , r it ha "END' ext tim to the s ch. inter va earch. ot be ca P.MCM : R : R : S : R : 5 : R	atch four the sear . When Mb <sub>16L-1</sub> is found " will be e that the starting p alue is 0 If the Pr arried ou P 0 -FN 10 -EP 20 -EP	nd, poir rch con it has s ), this e i or not set as his instr point of 0 to 16L- value e it. ND RR Pr R10 11 R11 0 C R12 11 R11 0 C R12 11 R13 11 R13 11 R13 11 R13 11 R14	/S = 1 hter Pr dition. earche execution t. If thi 1, and -1. The exceed -1. The exceed -1 in the matrix -1	) or th will p The fo d to th on of is hap the Pr is exe atrix (P e Pr va ds its ra by sta 1 1 1 1 1 1 1 1	le sam point to pund o pund o ne final the ins pen the r value ecuted, r = 0) t lue sho ange, t the pro- position $\gamma$ *), th atus (b three t elow.	e value the bi bjective pair of truction en The will se Pr wi o begin buld no hen the ogram 1 great e instr ecause imes, $\frac{1}{1}$	e $	er erro the "F n the p will dc = 1). W sults ar ① R ② R	r flag ' HD" in ointer o a sea hen Xi re shor 20	Mapr her ins "ERR" put is ( value a arch fo 0 has a wn at i <u>Pr 39</u> <u>Pr</u> 79	tructio will be 0, so s at that or bits a trans right ir	ns, as te set to starting time (r with di ition from the di fill [	1, and from a narked fferent om $0 \rightarrow$ agram


FUN126 P MBRD					MAT	RIX I	BIT RI	EAD							126 <mark>P</mark> 3RD
Readout cont	rol —EN个	<sup>126</sup>	<u>der sym</u> P.MBRI :		- OTB	— Out	put bit		L :	Startir Matrix Pointe	length	ı	matrix	(	
Pointer increme	indirect address application										)∼P9 to	serve			
										-	-	_			
Rai Ope- rand	e- WX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3904 R3968 R5000 D0 2									K 2   256	XR V · Z P0~P9				
Ms L Pr										0	0				
transition pointer output check for value w out. Aff reacher be set increas indepen	<ul> <li>When readout control "EN" = 1 or "EN ↑ " ( i instruction) has a transition from 0 to 1, the status of the bit Mspr pointed by pointer Pr within matrix Ms will be read out and appear at the output bit "OTB". Before the readout, this instruction will first check the input -pointer clear "CLR". If "CLR" is 1, then the Pr value will be cleared to 0 first before the readout action is carried out. After the readout is completed, If the Pr value has already reached 16L-1 (the final bit), then the read-to-end flag "END" will be set to 1. If Pr is less than 16L-1, then the status of pointer increment "INC" will be checked. If "INC" is 1, then Pr will be increased by 1. Besides this, pointer clear "CLR" can execute independently, and is not affected by other input.</li> </ul>										OTB				
	<ul> <li>The effective range of the pointer is 0 to 16L-1. Beyond this range the pointer error flag "ERR" will be and this instruction will not be carried out.</li> <li>In the program at left, INC = 1, so every time one readout the pointer will be increased by 1. You way each bit in Ms may be read out success shown at left in the diagram below. When XO times from 0→1, the results are shown at right diagram below.</li> </ul>									y 1. Wit cessive n X0 g	h this ly, as oes 3				
MS15 R0 0 0 0 0 R1 0 0 0 0 R2 0 0 0 1 R3 0 0 1 1 R4 10 1 0 ↑ ↑ MS79 MS	1     1     1     1     1       1     1     0     0     0       0     0     1     1     0       1     0     1     1     0       1     0     1     1     0	1 0 0 0 0 0 0 1 1 1 1	Ms₀ 0 0 0 1 1 1 1 1 0 0 0 1 0 0 1 1 1 0 1 0 Ms₀4	R20	<b>7</b>	Pr 7 DTB 0				① R2 ② R2 ③ R2	20 7 F 20 7 F	9 9 9 9		DTB EN DTB EN O C DTB EN 1 1	
	Before execution										Exe	cution	result		

FUN127 P MBWR		MATRIX BIT WRITE											FUN127 P MBWR	
Write cont Write-in Pointer increme Pointer cle	hit — INB — L : Pr : Pr :			– END — Write to end – ERR — Pointer error			Md : Starting register of matrix L : Matrix length Pr : Pointer register Md may combine with V, Z, PC indirect address application				√, Z, P0 <sup>,</sup>	∼P9 to serve		
	Doe-	WY WY0 /Y240 〇	WM WM0 WM1896 O	WS WS0 WS984	TMR T0   T255 0 	CTR C0  C255 O	HR R0 			ROR R5000  R8071          -	DR D0 	K 2 	XR V \ Z P0~P9	
<ul> <li>When write control "EN" = 1 or "EN ↑ " ( ) instruction) has a transition from 0 to 1, the status of the write-in bit "INB" will be written into the bit Mdpr pointed by pointer Pr within matrix Md. Before the write-in takes place, the status of pointer clear "CLR" will be checked. If "CLR" is 1, then Pr will be cleared to 0 before the write-in action. After the write-in action has been completed, the Pr value will be checked again. If the Pr value has already reached 16L-1 (last bit), then the write-to-end flag will be set to 1. If the Pr value is less than 16L-1 and "INC" is 1, then the pointer will increased by 1. Besides this, pointer clear "CLR" can execute independently, and is not affected by other input.</li> </ul>									Pr OTB					
	Tuction will r 127 −EN↑ Ms	not b P.MB : R	e carried		. Beyo 	<ul> <li>In</li> <li>ex</li> <li>box</li> <li>IN</li> <li>pox</li> <li>ca</li> <li>box</li> </ul>	the p kecution elow, v IB (X1 pinter ase, a een w	rograr on (be when ) ) will I Pr wil Ithoug ritten i	n at le cause X0 ha be wri ll incre h Pr into M	eft, poi "INC" s a tra tten in eased is poir Id <sub>79</sub> , so	nter wi is 1). ansitior to the by 1 nting to o "ENI	ill be i As sh from Mdpr (chan o the D" flag	ncrease own in 0→1, t (Md <sub>78</sub> ) p ging to end, it	et to 1, and d each time the diagram he status of position, and 79). In this has not yet 0. Only the I.
	X' Md15 R00000 R1000 R2000 R3000 R400 Md79		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0	X0=_ ☐	ſ	R1 0	0 0 0 0 0 0 0 0 0 1 0 0		0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0	

FUN128 MBSH						MAT	RIX E	BIT SH	HFT							UN128 <mark>P</mark> MBSHF
			La	dder syr	nbol											
				BP.MBS						Ma		rtina ra	aistor	of agu		otriv
	Shift con	trol — EN					3 — Sh	ift out l	hit			•	•	of sou		
			Mc			012		int out i	SIL .	IVIC	n: Sta matr	-	egister	of des	tinatic	n
	<b></b>												motriv		nd Md	I)
	Fill-in	bit — INC	-  L	-								-		(Ms a		-
												•		e with \		
Left/Rig	ght direct	on — CLR — to serve indirect address									iess af	plicat	1011			
	ĸ												_			
	Rar	nge WX	WY	WM	WS	TMR		HR	IR	OR	SR	ROR		K	XR	_
	Ope-	WX0	WY0	WM0	WS0	то	C0	R0	R3840	R3904	R3968	R5000	D0	2	V · Z	
	rand WX240 WY240 WM1896 WS984 T255 C255 R3839 R3903						R3967	0		0	256	P0~P9	9			
	Ms Md	0	0	0	0	0	0	0	0	0	0 0*	 ○*	$\bigcirc$		0	_
									$\cup$	0*	0	0		_		
• •	Nhen st	lift control	"FN" =	: 1 or "El	N ^ " / [	Dinstr	uction	) has	a			Me		INB		Md
	<ul> <li>When shift control "EN" = 1 or "EN ↑ " ( P instruction) has aMsMd</li> </ul>															
	transition from 0 to 1, source matrix Ms will be retrieved and completely shifted one position to the left (when L/R =															
		e position		-							Ħ					
		by the shi	-											•		
	-	t it will be		-	-						Ħ	*****	****	$\Box$		********** L
		. The stat		-		-						- Shift	-			
		e M <sub>16L-1</sub> , at the ou										left				
		natrix will	-						15	OTB		1 bit				
											<──⊞		ш		шш	<u>+++++++++</u>
• T	The prog	gram at le	eft is a	n examp	le whe	ere Ms	and	Md ar	e							
		e matrix.		-								Ms		OTB		Md
	-	ely retriev											⊞>			
		oit. It will tl vn at right					nd the	result	IS							
d		in at right		ulayrann	Delow.											
			-128	P.MBSHF												
						В—					FTF			$\leq$		#######E
	Ī	⊣	l∱- Ms∶ Md		-01	D					-	Chiff	-			
		X0 ⊣										Shift right				
	Ĩ		, c.	0						INB		1 bit				
Ms15 Ms0 Md15 Md0																
	Ms₁₅ Ms Md₁₅ Md ↓ Ms ↓ Md ↓ ₽0[0]0]0]0]0]0]0]0]0]0]0]0]0]0]0]0]0]0]0															
	R1 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															
		R2 1 1 1 R3 0 0 0	0 0 0 0	1 1 0 0 0 0 0 0	0000	00	⇒		R2 1 R3 0	1 1 1 0 0 0 0	1 1 1 0 0 0	00000		0 1		
		R4 0 1 1	1 1 1	1 1 1 1	1 1 1 1	11	,		R4 1	1 1 1	1 1 1	1 1 1 1	1  1  1	10		
		MS79				Ms <sub>64</sub>			Md	79				Md <sub>64</sub>		
	Before execution After execution															
			DCIOI		011							Junoli				








$$f_{pwm}$$

For Rs = 1/100, if OR( Setting of output pulse width ) = 1, then T0  $\approx$  2.7uS; if OR( Setting of output pulse width ) = 50, then To  $\approx$  140uS.

.Output waveform :

(1).Pn (Output frequency) = 50, Rs = 0 (1/100), OR (Output pulse width) = 1:



FUN140 HSPSO		HIGH SPEED PULSE OUTPUT INSTRUCTION (Brief description on function)							
Pause	$\frac{\text{Ladder symbol}}{\text{Execution control} - EN^{+}} = \frac{140.\text{HSPSO}}{\text{Ps}} = \frac{140.\text{HSPSO}}{\text{Ps}} = ACT$ $SR : \text{SR} : \text{SR} : \text{SR} = ERR$ $Abort - ABT - \text{VR} : \text{DN}$				0:Y 1:Y 2:Y 3:Y : Positi : Starti	0 & Y1 2 & Y3 4 & Y5 6 & Y7 oning   ng wor 7 regist			
Command desc			HR R0   R3839   	DR D0  D4095  O	ROR R5000 	K 2 256 0~3			

- The NC positioning program of HSPSO (FUN140) instruction is a program written and edited with text. The
  executing unit of program is divided by step (which includes output frequency, traveling distance, and
  transferring conditions). For one FUN140 instruction, can program 250 steps of positioning points at the most.
  Each step of positioning program requires 9 registers. For detailed application, please refer to chapter 13 "the
  NC positioning control of FBs-PLC".
- The benefits of storing the positioning program in the register is that, while in application which use the MMI (man machine interface) as the operation console can save the positioning programs to MMI. Whenever the change of the positioning programs is requested, the download of positioning program can be simply done by a series of write register commands.
- The NC positioning of this instruction doesn't provide the linear interpolation function.
- When execution control "EN"=1, if Ps0~3 is not controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 is ON respectively), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step); if Ps0~3 is controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 are OFF), this instruction will wait and acquires the control right of output point immediately right after other FUN140 release the output.
- When execution control input "EN" =0, it stops the pulse output immediately.
- When output pause "PAU" =1 and execution control was 1, it will pause the pulse output. When output pause "PAU" =0 and execution control is still 1, it will continue the unfinished pulse output.
- When output abort "ABT"=1, it will halt and stop pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- While send the output pulse, the output indication "ACT" is ON.
- When there is an execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- When the execution of each step of positioning program is completed, the output indication "DN" will be ON.
- The working mode of Pulse Output must be configured (without setting, Y0 $\sim$ Y7 will be treated as normal output) to any one of following modes, before the HSPSO instruction can be worked.

U/D Mode: Y0 (Y2, Y4, Y6), as up pulse. Y1 (Y3, Y5, Y7), as down pulse.
K/R Mode: Y0 (Y2, Y4, Y6), as the pulse out.. Y1 (Y3, Y5, Y7), as the direction.
A/B Mode: Y0 (Y2, Y4, Y6), as A phase pulse. Y1 (Y3, Y5, Y7), as B phase pulse.
The output polarity for Pulse Output can select to be Normally ON or Normally OFF.

• The working mode of Pulse Output can be configured by WINPROLADDER in "Output Setup" setting page.

FUN141 MPARA	NC POSITIONING PARAMETER VALUE S (Brief description on function)	SETTING	FUN141 MPARA
Execution cont	rol - EN - Ps : SR : SR : SR : Starting registions parameters to $Range HR DR ROR K R0 D0 R5000 2 Print R3839 D4095 R8071 256 Ps 0~3 SR 0 0 0 0 0 0~3 SR 0 0 0 0 0~3 SR 0 0 0 0~0 0~3 SR 0 0 0 0~0 0~3 SR 0 0 0 0~0 0~0 0~0 0~0 0~0 0~0~0~0~0~0~$	out (0~3) selection ter for parameter table; it tally, and occupy 24 regis	
Operation desc	riptions		

- It is not necessary to use this instruction. if the system default for parameter values is matching what user demanded, then this instruction is not needed. However, if it needs to change the parameter value dynamically, this instruction is required.
- This instruction incorporates with FUN140 for positioning control purpose.
- Whether the execution control input "EN" = 0 or 1, this instruction will be performed.
- When there are any errors in parameter value, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- For detailed functional description and usage, please refer to chapter 13 "The NC positioning control of FBs-PLC" for explanation.

FUN142 P PSOFF	STOP THE HSPSO PULSE OUTP (Brief description on function)	FUN142 P PSOFF	
Execution control	Ladder symbol     Ps: 0~3     Enforce the Pulse	Output PSOn (n= Ps) to s	stop.
Command desc	riptions		

- When execution control "EN" =1 or "EN ↑" ( P instruction) changes from 0→1, this instruction will enforce the assigned number set of HSPSO (High Speed Pulse Output) to stop pulse output.
- While in the application for mechanical original point reset, as soon as reach the original point can use this instruction to stop the pulse output immediately, so as to make the original point stop at the same position every time when performing mechanical original point resetting.
- For detailed functional description and usage, please refer to chapter 13 "The NC positioning control of FBs-PLC" for explanation.

Ladder symbol       Ps : 0~3; it converts the number of the pulse position to be the mm (Deg, Inch, PS) that has same unit as the set value, so as to make current position displayed.         D :       D :         D :       D :         D :       D :         D :       D :         D :       D :         D :       D :         D :       Register that stores the current position after conversion. It uses 2 registers, e.g. if D = D10, which means D10 is Low Word and D11 is High Word.         Image:       Image:         Range:       Image:         Ps :       D :         D :       D :         Ps :       D :         D :       D :	FUN143 P PSCNV		CONVERT THE CURRENT PULSE VALUE TO DISPLAY VALUE (mm, Deg, Inch, PS) (Brief description on function)								
R0         D0         R5000         2           Image: Point of the state of the stat	Execution contr	ol — ENÎ — PS :	•		the mr value, Registe conver	n (Deg, so as to er that s rsion. It	Inch, F o make stores th uses 2	PS) that has same unicurrent position displate the current position after registers, e.g. if D = D	it as the set iyed. er 10, which		
			Ope- rand Ps	R0	D0	R5000   R8071	2   256				

- When execution control "En" =1 or "EN ↑ "( instruction) changes from 0→1, this instruction will convert the assigned current pulse position (PS) to be the mm (or Deg, Inch, or PS) that has same unit as the set value, so as to make current position displaying.
- Only when the FUN140 instruction is executed, then it can get the correct conversion value by executing this instruction.
- For detailed functional description and usage, please refer to chapter 13 "The NC positioning control of FBs-PLC" for explanation.


FUN145 <mark>P</mark> EN	ENABLE	CONTROL	CONTROL OF THE INTERRUPT AND PERIPHERAL						
	Ladd	<u>er symbol</u>							
Enable control-	_145P.– – EN∱– EN	LBL	LBL : External input or peripheral label name th enabled.	nat to be					

- When enable control "EN" =1 or "EN ↑" ( instruction) changes from 0→1, it allows the external input or peripheral interrupt action which is assigned by LBL.
- The enabled interrupt label name is as follows:(Please refer the section 10.3 for details)

LBL name	Description	LBL name	Description	LBL name	Description
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive edge interrupt
HSC0I	HSC0 High speed counter interrupt	X4–I	X5 negative edge interrupt	X10-I	X10 negative edge interrupt
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive edge interrupt
HSC2I	HSC2 High speed counter interrupt	X5–I	X5 negative edge interrupt	X11–I	X11 negative edge interrupt
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive edge interrupt
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12–I	X12 negative edge interrupt
X0-I	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive edge interrupt
X1+I	X1 positive edge interrupt	X7–I	X7 negative edge interrupt	X13–I	X13 negative edge interrupt
X1–I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive edge interrupt
X2+I	X2 positive edge interrupt	X8-I	X8 negative edge interrupt	X14–I	X14 negative edge interrupt
X2–I	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive edge interrupt
X3+I	X3 positive edge interrupt	X9-I	X9 negative edge interrupt	X15–I	X15 negative edge interrupt
X3–I	X3 negative edge interrupt				

 In practical application, some interrupt signals should not be allowed to work at sometimes, however, it should be allowed to work at some other times. Employing FUN146 (DIS) and FUN145 (EN) instructions could attain the above mentioned demand.

Program example




 When M0 changes from 0→1, it allows X0 to send interrupt when X0 changes from 0→1. CPU can rapidly process the interrupt service program of X0+I.

UN146 P DIS	DISABLE CONTROL OF THE INTERRUPT AND PERIPHERAL FUN146 DIS									
Disable control	Ladder sy – en↑– DIS	<u>rmbol</u> LBL	LBL : Interrupt label in be disabled.	tended to dis	able or periphe	eral name to				
peripherial	hibit control "EN" =1 o operation designated by pt label name is as follo	y LBL.	instruction) changes	from 0→1,	it disable the	interrupt or				
LBL name	e Description	LBL name	Description	LBL name	Descripti	on				
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive interrupt					
HSC0I	HSC0 High speed counter interrupt	X4–I	X5 negative edge interrupt	X10-I	X10 negative interrupt	edge				
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive interrupt	edge				
HSC2I	HSC2 High speed counter interrupt	X5–I	X5 negative edge interrupt	X11–I	X11 negative interrupt	e edge				
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive interrupt	edge				
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12–I	X12 negative interrupt	edge				
X0-I	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive interrupt	edge				
X1+I	X1 positive edge interrupt	X7–I	X7 negative edge interrupt	X13–I	X13 negative interrupt	e edge				
X1–I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive interrupt	edge				
X2+I	X2 positive edge interrupt	X8-I	X8 negative edge interrupt	X14–I	X14 negative interrupt	e edge				
X2–I	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive interrupt	edge				
X3+I	X3 positive edge interrupt	X9-I	X9 negative edge interrupt	X15–I	X15 negative interrupt	e edge				
X3–I	X3 negative edge interrupt									

• In practical application, some interrupt signals should not be allowed to work at certain situation. To achive this, this instruction may be used to disable the interrupt signal.


Program example



• When M0 changes from 0→1, it prohibits X2 from sending interrupt when X2 changes from 0→1.

FUN150 M-BUS	MODBUS MASTER INSTRUCTION (WHICH MAKES PLC AS THE MODBUS MASTER THROUGH F	FUN150 PORT 1~4) M-BUS
	−EN↑     Pt     :     _ACT	-
Description	Range       HR       ROR       DR       K         Ope       R0       R5000       D0	

- Description
  - 1. FUN150 (M-BUS) instruction makes PLC act as Modbus master through Port 1~4, thus it is very easy to communicate with the intelligent peripheral with Modbus protocol.
  - 2. The master PLC may connect with 247 slave stations through the RS-485 interface.
  - 3. Only the master PLC needs to use M-BUS instruction.
  - 4. It employs the program coding method or table filling method to plan for the data flow controls; i.e. from which one of the slave station to get which type of data and save them to the master PLC, or from the master PLC to write which type of data to the assigned slave station. It needs only seven registries to make definition; every seven registers define one packet of data transaction.
  - 5. When execution control <sup>SEN</sup>↑ " changes from 0→1 and both inputs Pause "PAU" and Abort "ABT" are 0, and if Port 1/2/3/4 hasn't been controlled by other communication instructions [i.e. M1960 (Port1) / M1962 (Port2) / M1936 (Port3) / M1938 (Port4) = 1], this instruction will control the Port 1/2/3/4 immediately and set the M1960/M1962/M1936/M1938 to be 0 (which means it is being occupied), then going on a packet of data transaction immediately. If Port 1/2/3/4 has been controlled (M1960/M1962/M1936/M1938 = 0), then this instruction will enter into the standby status until the controlling communication instruction completes its transaction or pause/abort its operation to release the control right (M1960/M1962/M1936/M1938 =1), and then this instruction will become enactive, set M1960/M1962/M1936/M1938 to be 0, and going on the data transaction immediately.
  - 6. While in transaction processing, if operation control "ABT" becomes 1, this instruction will abort this transaction immediately and release the control right (M1960/M1962/M1936/M1938 = 1). Next time, when this instruction takes over the transmission right again, it will restart from the first packet of data transaction.
  - 7. While "A/R" =0 , Modbus RTU protocol ; "A/R" =1 , Modbus ASCII protocol  $\circ$
  - 8. While it is in the data transaction, the output indication "ACT" will be ON.
  - 9. If there is error occurred when it finishes a packet of data transaction, the output indication "DN" & "ERR" will be ON.
  - 10. If there is no error occurred when it finishes a packet of data transaction, the output indication "DN" will be ON.



#### Description

• This instruction provides 4 instruction modes MD0 $\sim$  MD3. Of which, three instruction modes MD0 $\sim$  MD2, are "regular link network", and the MD3 is the "high speed link network". The following are the function description of respective modes. For the details, please refer to section 12.1.2 for explanation.

• MD0 : Master station mode for FATEK CPU LINK.

For any PLC, whose ladder program contains the FUN151:MD0 instruction, will become master station of FATEK CPU LINK network. The master station PLC will base on the communication program stored in data registers in which the target station, data type, data length, etc, were specified to read or write slave station via "FATEK FB-PLC Communication Protocol" command. With this approach up to 254 PLC stations can share the data each other

• MD1 : Active ASCII data transmission mode.

With this mode, the FUN151 instruction will parse the communication program stored in data registers and base on the parsing result send the data from port2 to ASCII peripherals (such as computer, other brand PLC, inverter, moving sign, etc, this kind of device can command by ASCII message). The operation can set to be (1) transmit only, which ignores the response from peripherals, (2) transmit and then to receive the response from peripherals. When operate with mode (2) then the user must base on the communication protocol of peripheral to parsing and prepare the response message by writing the ladder instructions.

• MD2 : Passive ASCII data receiving mode.

With this mode, the FUN151 will first wait to receive ASCII messages sent by external ASCII peripherals (such as computer, other brand PLC, card reader, bar code reader, electronic weight, etc. this kind of device can send ASCII message). Upon receiving the message, the user can base on the communication protocol of peripheral to parsing and react accordingly. The operation can set to (1) receive only without responding, or (2) receive then responding. For operation mode (2) the user can use the table driver method to write a communication program and after received a message this instruction can base on this communication program automatically reply the message to peripheral.


• MD3 : Master station mode of FATEK high speed CPU LINK.


The most distinguished difference between this mode and MD0 is that the communication response of MD3 is much faster than MD0. With The introduction of MD3 mode CPU LINK, The FATEK PLC can easily to implement the application of distributed control and real time data monitoring.


FUN160 D P RWFR	READ/WRITE FILE REGISTER											FUN160 D RWFR			
Operation control— Read/Write— Increment—	- R/W-	- 160I - Sa - Sb - Pr L			-er	:R— F	Range	Error	S P L S	b: Star r : Rec : Quar	ting ac cord po ntity of and ca	ldress ( inter re registe	of file r egister r to for		r ord, 1∼511 I∼P9 for index
Ν	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	FR
Range Operand	  ///Y2	WY0   WY240	WM0   WM18 96	WS0   WS984	T0   T255	C0   C255	R0   R383 9	0   R390	R390 4   R396 7		R5000   R8071	D0   D4095		V ∙ Z P0~P9	F0   F8191
	WX2		 WM18				 R383	0 	4   R396						
Operand	 WX2 40	WY240	WM18 96	WS984	T255	 C255	 R383 9	0   R390	4   R396	 R4167	 R8071	 D4095		P0~P9	
Operand Sa	 WX2 40	WY240	WM18 96	WS984	T255	 C255	 R383 9	0   R390	4   R396	 R4167	 R8071	 D4095		P0~P9	F8191

#### Description


When operation control "EN"=1 or "EN ↑ "( is instruction) changes from 0→1, it will perform the read ("R/W"=1) or write ("R/W"=0) file register operation. While reading, the content of data registers starting from Sa will be overwritten by the content of file registers addressed by the base file register Sb and record pointer Pr; while writing, the content of file registers addressed by the base file register Sb and record pointer Pr will be overwritten by the content of data registers starting from Sa; L is the operation quantity or record size. The access of file register adopts the concept of RECORD data structure to implement. For example, Sa=R0, Sb=F0, L=10, the read/write details shown as below











FUN201 D P F→I CONVERSION OF FLOATING POINT NUMBER TO INTEGER	FUN201 <b>D P</b> F→I
$\begin{array}{c c} \underline{Ladder \ symbol} \\ \hline \\ Conversion \ control - ENT \\ \hline \\ D \ : \\ \hline \\ D \ : \\ \hline \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	
Range         HR         ROR         DR         K         XR           R0         R5000         D0         16 bit         V \ Z           Operand         9         R8071         D4095         32 bit         P0~P9           S         O         O         O         O         O           D         O*         O         O         O	
Description	
<ul> <li>The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail ex the format please refer to 5.3 (Numbering System)page 5-9.</li> </ul>	xplanation of
<ul> <li>When conversion control "EN" = 1 or "EN ↑" (  instruction) has a transition from 0 to 1, wil floating point data from S~S+1 32bits register into D register( integer data ).</li> <li>If the value exceeds the valid range of destination, then do not carry out this instruction, range-error flag "ERR" as 1 and the D register will be intact.</li> </ul>	
$\begin{array}{cccc} & & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & $	Е666Н —
DR20: b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b s e e e e e e e e m m m m m m m m m m m	D     0     1     1     0       94     b3     b2     b1     b0       m     m     m     m     m
$F \rightarrow I$ $\downarrow \downarrow$ D10: $0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$	













• If you want to have the compound results, such as  $\geq \cdot \leq \cdot < \rangle$  etc., please send =  $\cdot <$  and > results to relay first and then combine the result from the relays.



### Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When compare control "EN" = 1 or "EN ↑ " ( Instruction) changes from 0 to 1, compares S with upper limit SU and lower limit SL. If S is between the upper limit and the lower limit (S<sub>L</sub>≦S≦S<sub>U</sub>), then set the inside zone flag "INZ" to 1. If the value of S is greater than the upper limit S<sub>U</sub>, then set the higher than upper limit flag "S>U" to 1. If the value of S is smaller then the lower limit S<sub>L</sub>, then set the lower than lower limit flag "S<L" as 1.</li>
- The upper limit S<sub>U</sub> should be greater than the lower limit S<sub>L</sub>. If S<sub>U</sub><S<sub>L</sub>, then the limit value error flag "ERR" will set to 1, and this instruction will not carry out.



- The instruction at left compares the value of DR10 with the upper and lower limit zones formed by DR12 and DR14. If the values of DR10~DR14 are as shown in the diagram at bottom left, then the result can then be obtained as at the right of this diagram.
- If want to get the status of out side the zone, then OUT NOT Y0 may be used, or an OR operation between the two outputs S>U and S<L may be carried out, and move the result to Y0.

FUN 207 P FZCP	FLOATING POINT NUMBER ZONE COMPARE	FUN 207 P FZCP
	2000.2	Jpper limit value )
	1000.1  Floating Point Number : DR14  447A0666H (L	.ower limit value )
	X0= $\int \rightarrow$ FLOATING ZONE COMPARE → Y0 = $\boxed{1}$ $\neg$ Results of execution	

